Find a jobRecruiters

Analog Layout Engineer

Exclusive opportunity

Onsite

Analog Layout Engineer

ON Semiconductor

Analog Layout Engineer

Skills

Python

1 month ago

Share this opportunity

Share this opportunity to other talents of your network:
✓ Offer them a visibility boost with clients.
✓ Help your contacts find their next job.

Important information


Contract type:

Permanent

Location:

Bengaluru, Karnataka, India

Work mode:

Onsite

Published on:

26 September 2026

What they need


Onsemi is seeking a Senior Analog Layout Engineer, NEW PRODUCT DEVELOPMENT, Power Management, to join our growing team in Bengaluru, India. This group is responsible for development of Power management products including DC-DC PMIC/POL, Multiphase controllers, Dr. MOS, AC-DC converters, LED drivers, SiC drivers, Switches and e-fuses for consumer, industrial and automotive applications. In this role, you will focus on the following

Produce high quality layout for complex AMS IP blocks (voltage regulators, bandgap, current sense-amp, amplifier, high voltage switches, drivers etc)

  • Work on layouts of block/module level for integrated circuits from schematics. Verify using design rules provided by technology and design engineering.
  • Work on layout floor planning of schematic block/module level, power routing, latch-up, ESD layout and area optimization using best layout techniques considering mismatch and process variations.
  • Able to perform DRC, LVS, LVL, LEF generation, ERC, Antenna, Density and EM checks.
  • Working with team members/design engineers for innovative, optimal solutions
  • Using production quality workflow and documentation procedures

#LI-LK1

Minimum Requirements

BS in Electrical Engineering or related 2 years of experience,

Qualification

  • Experience in delivering high quality analog layout IPs
  • Good understanding of layout fundamentals and best practices
  • Proficiency in interpretation of CALIBRE DRC, ERC, LVS, reports
  • Programming knowledge in SKILL, Perl, and/or Python is a bonus
  • Experience with CADENCE or MENTOR GRAPHICS layout tools
  • Solid understanding of semiconductor manufacturing process and DFM techniques
  • Proficient at debugging/fixing LVS/DRC errors
  • Must be familiar with Cadence Design Environment (CDE) and Unix OS
  • Must have strong communication skills and be a team player

#LI-LK1

Disclaimer: This job posting has been aggregated from external source. Role details, content, and availability are subject to change. Applicants are advised to confirm the latest information directly on the company website before applying.

Other offers great for you!

These companies are also looking for great profiles

Rheso.tech

Mission Analog / Mixed-Signal IC Design Engineer

Freelance

Toulouse, France

Hybrid

Skills

Electronics

1 day ago

Quick apply

Espace Freelance

AI Engineer confirmé

Freelance

Paris, France

Hybrid

Skills

Google Cloud PlatformPythonVertex AIRAGLangChainAI agents

8 hours ago

Quick apply

Celad

Data Engineer Snowflake Senior (F/H)

450-500

Freelance

Paris, France

Onsite

Skills

PythonSnowflakeSQL

3 hours ago

Quick apply

The best place to find your next move

© 2026. All Rights Reserved.

Talents

Find a job

Create a profile

Solutions and tools