M
MediaTek
Analog/Mixed-Signal Design Verification Engineer
Skills
PythonLinuxProcess Improvement
2 months ago
Share this opportunity
Share this opportunity to other talents of your network:
✓ Offer them a visibility boost with clients.
✓ Help your contacts find their next job.
Important information
Contract type:
Permanent
Location:
Hefei, Anhui, China
Work mode:
Onsite
Published on:
3 September 2026
What they need
- Work in AMS IP Design Verification, in UVM-based verification environment.
- Work in DV process from specification to test plan, to configurable test bench, drivers and checkers development, to test suite building to meet functional and code coverage goals
- Apply wide range of Digital and/or AMS DV skills to help and support AMS IP or Chip DV Teams to establish or enhance new or existing DV capabilities, including but not limited to developing scalable and portable Test bench, test cases, drivers, checkers, assertions, and reference models, and running RTL and Gate Level simulations and reaching all coverage closures.
- Communicate and collaborate with global architecture, design, verification, and post-Silicon testing teams to address new needs or requirement on DV Support.
- Contribute to continuous improving on AMS DV process for better quality and efficiency through methodology and process improvements.
Main Requirements and Qualifications
- Quick learner with strong critical thinking and creative problem-solving skills.
- Solid knowledge in ASIC design process, Digital Design and UVM-based design verification methodologies.
- Proficient on using design and verification languages: UVM, Verilog, System Verilog, and System Verilog Assertions (SVA).
- Proficient on Design Verification tools and techniques, including test bench development, simulation, debugging and coverage closure, etc.
- Knowledge on Design Verification development process, from specification to test plan, to configurable test bench, drivers and checkers development, to test suite building to meet functional and code coverage goals,
- 1+ years ASIC functional verification hands-on work experience, preferably with some verification experience on analog mixed signal IPs or SERDES IPs, such as USB, UFS, PCIe, DDR-PHY, etc.
- Power-aware simulations and gate level simulations is a plus
- Scripting and automation skills: Unix/Linux shell programming, Perl, Python, Makefile, and revision management (e.g., Perforce, ClearCase, etc.) is a plus.
- Knowledge of Analog Mixed-Signal Design Fundamentals and analog behavioral modeling is a plus
- Familiar with programming languages: C, C++, and/or SystemC is a plus.
Other offers great for you!
These companies are also looking for great profiles
R
Rheso.tech
Mission Software Design Assurance Engineer – Défense
Freelance
Toulouse, France
Hybrid
Skills
Electronics
7 days ago
Quick apply
S
Staff and More
SENIOR FRONTEND & MOBILE ENGINEER (H/F)/ React Flutter CDI
Permanent contract
Geneva, Switzerland
Hybrid
Skills
React
16 hours ago
Quick apply
W
Wikeys
Senior IAM / IGA Operations Engineer – Keycloak & MidPoint (FR/NL/ENG)
650
Freelance
Brussels, Belgium
Hybrid
Skills
IAMIGAIdentity and Access ManagementIdentity Governance and AdministrationSenior IAM EngineerIAM Operations EngineerIdentity EngineerKeycloakMidPointOpenID ConnectOIDCOAuth2SAMLIdentity FederationProvisioningIdentity Lifecycle ManagementJoiner Mover LeaverJMLAccess ManagementLinuxPostgreSQLMariaDBLDAPIAM TroubleshootingRoot Cause AnalysisIAM SecurityIAM IntegrationPythonGroovyHigh AvailabilityPlatform OperationsFrançaisDutch
12 hours ago
Quick apply
No company information available.