ASIC Design and STA Engineer

Company Overview Our client is a Seminconductor MNC

Position Overview

ASIC STA Engineer to join our outstanding Silicon engineering team, developing the industry's best high-speed communication devices, delivering the highest throughput and lowest latency for today's AI platforms.

Responsibilities

• Be in charge of full chip and/or chiplet level STA convergence from early stages to signoff.
• Take part in top level floor plan and clock planning.
• Optimize, together with CAD signoff flows and methodologies.
• Digital Partitions' and analog IPs' timing integration, giving feedback to PD/RTL and driving convergence.
• Work closely with logic design and DFT engineers to define and implement constraints for the various work modes, including their optimization for runtime and efficiency.

Skills & Experience

• Hands-on experience in full-chip/sub-chip Static Timing Analysis (STA) and timing convergence, timing constraints generation and management.
• Expertise in analysis and fixing of timing paths through ECOs including crosstalk and noise analysis.
• Experience in physical design and optimization e.g., synthesis, placement, routing, logic restructuring, etc. to improve timing and power.
• Expertise and in-depth knowledge of industry standard STA and timing convergence tools.
• Knowledge of deep sub-micron process nodes and hands-on experience in modeling and converging timing in these nodes.
• Background in domain specific STA and timing convergence, such as GPUs, CPUs, LPU or SOCs
• Background in logic synthesis and equivalence checking/FV.
• Understanding of DFT logic and experience with DFT timing closure for various modes e.g., scan, BIST, etc.
• Understanding and timing closure of digital logic/macros in AMS designs/IPs.
• Experience in methodology and/or flow development as well as automation.