ASIC Digital Design, Staff Engineer

In This Role You Will:

Own verification of next-generation PCIe, CXL, DDR, and Ethernet IP powering AI, cloud, networking, and high-performance computing systems. Work alongside industry-leading architects to deliver technology used in the world's most advanced semiconductor designs.

We Are:

At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.

You Are:

You’re a verification expert who thrives on solving complex protocol challenges and wants to help define the future of high-performance computing, AI infrastructure, and next-generation silicon systems. You bring deep expertise in ASIC verification and industry-leading protocols such as PCIe, CXL, DDR, or Ethernet, and enjoy working alongside world-class architects and design engineers to deliver products used by the world's leading semiconductor companies.

What You’ll Be Doing:

• Own verification of industry-leading Interface IP solutions including PCIe, CXL, DDR, and Ethernet technologies.
• Architect and develop scalable UVM-based verification environments and reusable verification IP.
• Drive verification strategy from specification review through coverage closure and product release.
• Collaborate closely with architecture, RTL design, firmware, and system teams to identify issues early and accelerate product quality.
• Debug challenging design and system-level issues while improving verification efficiency and automation.
• Mentor engineers and contribute to the evolution of verification best practices across the organization.

The Impact You Will Have:

• Ensuring the delivery of high-quality, reliable ASIC designs that meet customer specifications.
• Enhancing the robustness and efficiency of our verification processes and methodologies.
• Contributing to the successful launch of Interface IP products, impacting various industries.
• Driving innovation and excellence within the verification team.
• Improving the overall performance and functionality of Synopsys' IP offerings.
• Fostering a culture of continuous improvement and technical excellence.

What You’ll Bring:

• BSEE/MSEE with 5+ years of direct industry proven success verifying complex ASIC or SoC designs using SystemVerilog and UVM.
• Strong protocol expertise in one or more of the following: PCIe, CXL, DDR, Ethernet, or other high-speed interfaces.
• Experience developing constrained-random, coverage-driven verification environments.
• Strong debugging skills across RTL, simulation, and protocol compliance issues.
• Experience with industry-standard simulators such as VCS, ModelSim, or similar tools.
• Ability to drive technical initiatives independently while collaborating across global engineering teams.

What Success Looks Like:

• Deliver robust verification solutions for complex Interface IP products.
• Improve testbench reuse, coverage, and verification efficiency.
• Influence methodology improvements across the verification organization.
• Help develop the next generation of verification talent through mentorship and technical leadership.

Why Synopsys

At Synopsys, you'll work on technology that powers some of the world's most advanced semiconductor devices. As the market leader in Interface IP, EDA, and silicon design solutions, we help innovators accelerate breakthroughs in AI, automotive, cloud computing, and next-generation communications. You'll collaborate with industry experts, solve highly complex technical challenges, and influence products deployed worldwide.

Rewards and Benefits:

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.

#LI-SW1