Find a jobRecruiters

ASIC Physical Design Engineer (STA)

Exclusive opportunity

Onsite

ASIC Physical Design Engineer (STA)

Western Digital

ASIC Physical Design Engineer (STA)

Skills

Node

3 months ago

Share this opportunity

Share this opportunity to other talents of your network:
✓ Offer them a visibility boost with clients.
✓ Help your contacts find their next job.

Important information


Contract type:

Permanent

Location:

Bengaluru, Karnataka, India

Work mode:

Onsite

Published on:

8 August 2026

What they need


Position Overview:

We are seeking a highly skilled and experienced Senior Engineer for our Static Timing Analysis (STA) function. The successful candidate will be part to a team of talented engineers responsible for ensuring the timing performance and integrity of our complex semiconductor designs. This role requires a good understanding of STA methodologies, prior experience of timing signoff and a strategic vision to drive continuous improvement in our timing analysis processes.

Key Responsibilities:

  • Own Subsystem level STA , providing direction and guidance to PnR team for Timing closure Synthesis report analysis.

  • Develop and implement advanced STA methodologies and strategies to meet the timing closure requirements of complex IC designs.

  • Collaborate with cross-functional teams, including design, verification, physical design, and DFT, to ensure seamless integration and optimal timing performance.

  • Drive the development and maintenance of STA scripts and tools to automate and streamline timing analysis processes.

  • Conduct thorough timing analysis, identify critical paths, and develop strategies to mitigate timing violations and improve overall design performance.

  • Stay abreast of industry trends and emerging technologies in STA and related fields, and incorporate best practices into the team s workflow.

  • Prepare and present detailed timing reports and technical documentation to stakeholders

  • Foster a culture of innovation, collaboration, and continuous improvement within the STA team. Qualifications

  • Bachelor s or Master s degree in Electrical Engineering, Computer Engineering, or a related field.

  • A minimum of 2 years of experience in Static Timing Analysis.

  • Proven track record of successfully executing STA

  • In-depth knowledge of STA tools (e.g., Synopsys PrimeTime, Cadence Tempus , Constraints Manager) and methodologies.

  • Strong understanding of digital design principles, physical design, and semiconductor fabrication processes.

  • Excellent problem-solving skills and the ability to think strategically and analytically.

  • Good communication and interpersonal skills, with the ability to effectively collaborate with cross-functional teams and stakeholders.

  • Ability to prioritize tasks and manage multiple project work simultaneously.

  • A proactive, results-oriented mindset with a passion for innovation and continuous improvement.

  • Experience with advanced process nodes (e.g., 7nm, 5nm) is highly desirable.

Disclaimer : This job posting has been aggregated from external source. Role details, content, and availability are subject to change. Applicants are advised to confirm the latest information directly on the company website before applying.

Other offers great for you!

These companies are also looking for great profiles

LeHibou

IT/OT Engineer

650€ / jour

Freelance

Puurs-Sint-Amands, Belgium

Onsite

Skills

SAP CloudSQLiteMQTT

11 hours ago

Quick apply

CAPEFRONT Energies

Vessel Operations Engineer

Freelance

Paris, France

Onsite

Skills

installations offshore

8 hours ago

Quick apply

Collective

Freelance Fullstack Engineer React / Node.js

Freelance

London, UK

Hybrid

Skills

ReactNodeJavaScript/TypeScriptAPI designBackend architectureDatabase integration

6 hours ago

Quick apply

The best place to find your next move

© 2026. All Rights Reserved.

Talents

Find a job

Create a profile

Solutions and tools