Chip Finishing Sr. Engineer

QUALIFICATIONS, DETAILS AND OTHER BENEFITS:

You are going to be a part of the EST, Design Enablement team. The Enabling and Sustaining Technologies (EST), Design Enablement team of Ampleon is based in the Netherlands. You are going to be part of the team in the Philippines where technologies and development engineering projects are coming together. The Philippines team is an experienced team with engaged and passionate people. This position reports to the Principal Engineer, Design Enablement Team Lead.

A look into the life of the Sr. Engineer, Chip Finishing

You will:

• Perform tiling and layer manipulation on physical IC designs.
• Verify physical IC designs using the automated Design Rule Checker (DRC).
• Verify that die names comply with the die-naming convention.
• Verify that die bow measurements are within the specified limits.
• Ensure that all required layers are used and that no forbidden layers are included in the
• physical IC design.
• Assess the maturity of physical IC designs by performing the automated tape-out maturity
• index check.
• Create stress distribution plots and align the results with the Process Engineer.
• Align verification errors with the Technology Team and/or Design Engineer.
• Advise the Design Engineers on how to resolve verification errors.
• Ensure the right quality of the final physical IC design before handing it over to the Mask
• Data Preparation Engineer.
• Present chip-finishing results to the Project Team.
• Maintain process-flow documentation and tools.

Your profile

We are looking for someone who has the following background and capabilities:

• Bachelor’s degree in electrical engineering or related field (Master’s degree is an advantage but not required).
• 5 years of experience in semiconductor industry (preferably related to IC design).
• Experience with AI and automating flows is a must.
• Understanding of semiconductor technology design rules.
• Ability to explain the root cause of violations in physical IC design.
• Familiarity with working in a Linux operating system.
• Familiarity with EDA tools like Synopsys, Cadence and/or Klayout.
• Familiarity with scripting languages such as Python, Bash, or Tcl.
• Strong written and verbal English communication skills.
• Strong problem-solving and analytical skills.
• Attention to detail and commitment to quality.
• Effective cross-functional communication.
• Flexibility in working hours to cover time differences between regions (CET time).
• Ability to manage multiple priorities in a fast-paced environment.
• Continuous improvement mindset.

Pay: From Php60,000.00 per month

Benefits:

• Additional leave
• Company car
• Company Christmas gift
• Company events
• Fuel discount
• Health insurance
• Life insurance
• Opportunities for promotion
• Paid training
• Pay raise
• Promotion to permanent employee
• Staff meals provided
• Transportation service provided

Application Question(s):

• Familiarity with EDA tools like Synopsys, Cadence and/or Klayout?
• Do you have experience in AI and automating flows?

Education:

• Bachelor's (Required)

Experience:

• Semiconductor with IC Design exp: 5 years (Required)

Work Location: In person