资深数字验证工程师

该职位来源于猎聘 要求：4年以上数字电路验证 Location: Shanghai Job Responsibilities:

• This position is for a digital-ASIC verification engineer to build next-generation analog/mixed-signal SoC chipsets.
• Responsible for all aspects of UVM (Universal Verification Methodology), from start to finish. Good knowledge of communication protocols and associated verification IPs (VIPs). Extensive experience with assertions, cover properties, constrained random testing.
• Work with other digital designers to verify many aspects of ASIC design flow including: architecture, RTL coding/Verification, Synthesis, DFT, STA and P&R (for backend designer).
• Participate in chip debug, validation, and marketing specifications. Qualifications:
• MSEE with at least 5-year verification experience.
• REQUIRED: Experience in metrics-driven verification methodology (System-Verilog/UVM based).
• Excellent knowledge of ASIC design, such as arithmetic structure (addition, multiplication, interaction), timing analysis, DFT, meta-stability, etc.
• Fundamental understanding of digital signal processing, such as FIR/IIR filter structure, error correction, and decimation.
• Desired usage experience of mainsteam industry-standard EDA tools, such as VCS/NC, Design Compiler, PrimeTime, Formality/ Conformal and Tetramax/DFT compiler.
• Experience in other vertical aspects of ASIC design (front-end and back-end) will be a great plus.
• Experience in Perl/Python/tcl scripts is a plus. 8.加分项:PCIe（Gen3/4/5）控制器、PHY 或相关高速接口（如 DDR、USB、MIPI、Ethernet MAC）的验证经验