Find a jobRecruiters

Computer Aided Design Engineer

Exclusive opportunity

Onsite

Computer Aided Design Engineer

European Tech Recruit

Computer Aided Design Engineer

Skills

Python

1 month ago

Share this opportunity

Share this opportunity to other talents of your network:
✓ Offer them a visibility boost with clients.
✓ Help your contacts find their next job.

Important information


Contract type:

Permanent

Location:

Cork, Ireland

Work mode:

Onsite

Published on:

22 September 2026

What they need


A global leader in semiconductor technology is looking for an experienced Staff CAD Engineer to join its Graphics team, contributing to the development of next-generation GPU technology.

This is an opportunity to work on advanced silicon designs, developing innovative flows, methodologies, and algorithms to optimise power, performance, and area (PPA) across cutting-edge GPU cores.

You will collaborate closely with graphics microarchitecture, design, and implementation teams, helping drive improvements across the full ASIC development lifecycle.

The role requires a fundamental understanding of RTL design and the ASIC development flow from RTL to GDS, including synthesis, static timing analysis, formal verification, physical design, and ECO generation and verification. You will collaborate with design, technology, power, implementation, sign-off, and post-silicon teams to drive PPA improvements across GPU cores.

Key Skills and Experience

Experience in the following areas would be highly advantageous:

  • Implementation and delivery of GPU cores from RTL through to GDSII.
  • Development of semi-custom design flows and methodologies.
  • Identifying opportunities to improve existing flows and processes.
  • Proficiency in Verilog and SystemVerilog.
  • RTL synthesis using physically aware tools.
  • Managing design constraints relating to power, timing, clocking, and interfaces.
  • Formal verification for RTL-to-netlist and netlist-to-netlist checks.
  • Clock tree analysis and optimisation.
  • ECO methodologies for functional and timing fixes.
  • Managing design targets and trade-offs across power, performance, and area (PPA).

Preferred Qualifications

  • 5–7 years of experience developing methodologies to improve PPA.
  • Fundamental understanding of digital design and RTL development.
  • Hands-on experience with EDA tools such as Synopsys Fusion Compiler, RTL Architect, PrimePower, PrimeTime, and Prime Closure.
  • Experience developing scripts using UNIX Shell, Python, Perl, and/or TCL.
  • Strong analytical and interpersonal skills, with the ability to work independently.
  • A highly motivated, collaborative approach, with a strong focus on deliverable quality and customer requirements.

Education Requirements

  • Required: Bachelor's degree in Computer Engineering, Computer Science, or Electrical Engineering.
  • Preferred: Master's degree in Computer Engineering, Computer Science, or Electrical Engineering.

By applying to this role you understand that we may collect your personal data and store and process it on our systems. For more information please see our Privacy Notice - https://eu-recruit.com/wp-content/uploads/2025/01/European-Tech-Recruit-Privacy-Notice-2025.pdf

Other offers great for you!

These companies are also looking for great profiles

Rheso.tech

Mission Analog / Mixed-Signal IC Design Engineer

Freelance

Toulouse, France

Hybrid

Skills

Electronics

4 hours ago

Quick apply

Rheso.tech

Mission Software Design Assurance Engineer – Défense

Freelance

Toulouse, France

Hybrid

Skills

Electronics

4 hours ago

Quick apply

Futurwork

Senior Cloud Engineer

Freelance

Brussels, Belgium

Hybrid

Skills

PythonAWSTerraformCloud architectureMonitoring and observabilityCI/CD

41 minutes ago

Quick apply

The best place to find your next move

© 2026. All Rights Reserved.

Talents

Find a job

Create a profile

Solutions and tools