Qualcomm
Cpu Design Sr Staff Verification Engineer
2 months ago
Share this opportunity
Share this opportunity to other talents of your network:
✓ Offer them a visibility boost with clients.
✓ Help your contacts find their next job.
Important information
Contract type:
Permanent
Location:
Bengaluru, Karnataka, India
Work mode:
Onsite
Published on:
25 August 2026
What they need
Job Summary
Qualcomm is hiring strong DV engineers to verify high performance and low power CPUs in Bangalore. Please forward your profiles if you meet the requirement.
Responsibilities
- Responsible for power management verification includes Boot, Reset, clock gating, power gating, Voltage/frequency management, limit management and throttling.
- Work closely with design/verification teams within CPU to develop comprehensive test plan.
- Use simulation and formal verification methodologies to execute test plans. Write checkers, assertions and develop stimulus.
- Verify power intent through use of methodologies like UPF.
- Work closely with system architects, software teams and SoC team to validate system use cases.
- Work closely with emulation team to enable verification on emulators and FPGA platforms.
- Debug and triage failures in simulation, emulation and/or Silicon.
Minimum Qualifications
- Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.
- Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.
- PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.
- BE/BTech degree in CS/EE with 12+ years experience.
Preferred Requirements
- Good Understanding of CPU architectures and CPU micro-architectures.
- In-depth knowledge of digital logic design, micro-processor, debug feature, and DFT architecture and microarchitecture
- Experience with advanced verification techniques such as formal and assertions is a plus
- Knowledge and verification experience in DFT and structural debug concepts and methodologies: JTAG, IEEE1500, MBIST, scan dump, memory dump is a plus
Other offers great for you!
These companies are also looking for great profiles
Rheso.tech
Mission Analog / Mixed-Signal IC Design Engineer
Freelance
Toulouse, France
Hybrid
Skills
6 days ago
Quick apply
Rheso.tech
Mission Software Design Assurance Engineer – Défense
Freelance
Toulouse, France
Hybrid
Skills
6 days ago
Quick apply
Top Profil
Staff Software Engineer, Systèmes distribués et LLM
Freelance
Paris, France
Hybrid
Skills
5 days ago
Quick apply
No company information available.