Find a jobRecruiters

CPU Static Timing Analysis (STA)

Exclusive opportunity

Onsite

CPU Static Timing Analysis (STA)

NUVACORE

CPU Static Timing Analysis (STA)

Skills

PythonAI

15 days ago

Share this opportunity

Share this opportunity to other talents of your network:
✓ Offer them a visibility boost with clients.
✓ Help your contacts find their next job.

Important information


Contract type:

Permanent

Salary:

$140,000 – $250,000 / year

Location:

Santa Clara, CA, USA

Work mode:

Onsite

Published on:

6 October 2026

What they need


Nuvacore is building ground-up high performance, low-power CPU for next-generation compute workloads. As physical design engineers as part on the CPU team, you will own CPU units for the full silicon development lifecycle.

THE ROLE As a CPU Static Timing Analysis (STA) Engineer, you will participate in the following :

  • Responsible for performing timing and noise analysis on designs and rolling up analysis results.
  • Responsible for verifying the quality of the timing/noise runs and checking analysis coverage.
  • Responsible for working with the design teams on understanding the violations and providing fixing suggestions/strategies as well as constraint refinements when needed.
  • Responsible for performing ECO generation per design needs.
  • Develop essential methodologies and infrastructure for Timing Analysis & Design closure.
  • Responsible for working with the CAD team and providing feedbacks on tool/flow issues or enhancement requests to improve productivity.

Minimum Qualifications

  • Hold a BS or MS degree with 12+ years of experience (for Lead roles) or 5+ years of experience (for Individual Contributor roles) in static timing analysis on high-speed designs.
  • Knowledge in industry-standard EDA tools and scripting languages.
  • Understanding various timing and noise analysis checks and corresponding constraints.
  • Strong communication and collaboration skills.

Requirements — Preferred

  • Possess substantial years of experience in CPU unit-level timing and noise analysis
  • Understanding of timing noise models and hierarchical analysis strategies..
  • Understanding of advanced technologies and scaling trends.
  • Knowledge of physical design flow and methodology including logic synthesis, PnR, parasitic extraction, logic equivalence etc., which are related to timing analysis.
  • Proficient in Python, Perl, or TCL to enhance design productivity and flow efficiency
  • Experience in using Agentic AI tools for productivity and automation.

We may use artificial intelligence (AI) tools to support parts of the hiring process, such as reviewing applications, analyzing resumes, or assessing responses and identifying potential inconsistencies or verification signals in application materials based on available information. These tools assist our recruitment team but do not replace human judgment. Final hiring decisions are ultimately made by humans. If you would like more information about how your data is processed, please contact us.

Other offers great for you!

These companies are also looking for great profiles

iSupplier

Ingénieur Calcul Aérostructure Static et FEM

300

Freelance

Toulouse, France

Hybrid

Skills

Analyses statiquesFEM

1 month ago

Quick apply

Visian

Expert Cloud

Freelance

Paris, France

Hybrid

Top Recruiter

Skills

SQL QueriesPythonIBM CloudAnsibleLinuxKubernetes

1 day ago

Quick apply

Kalytech Consulting

Automation Engineer

540€

Freelance

Leuven, Belgium

Hybrid

Skills

PythonAnsibleautomationpowershell

21 hours ago

Quick apply

The best place to find your next move

© 2026. All Rights Reserved.

Talents

Find a job

Create a profile

Solutions and tools