Intel Corporation
DFT Design Engineer
8 days ago
Share this opportunity
Share this opportunity to other talents of your network:
✓ Offer them a visibility boost with clients.
✓ Help your contacts find their next job.
Important information
Contract type:
Permanent
Location:
Bengaluru, Karnataka, India
Work mode:
Onsite
Published on:
14 October 2026
What they need
Job highlights
- B.E/B.Tech/M.E/M.Tech in Electrical/Electronics/Communication Engineering with 2+ years DFT experience and expertise in Spyglass DFT, Scan Architecture, ATPG, JTAG, Memory BIST, and RTL coding
- Implement and verify DFT features including JTAG, Memory BIST/Repair, perform gate-level simulations, debug DFT issues, improve ATPG coverage, and collaborate with post-silicon/manufacturing teams on ATE debugging
****Job Details:****Job Description:
- Strong knowledge and experience in Spyglass DFT, Scan Architecture (SSN Topology), ATPG and various fault models.
- Hands on skills to implement JTAG, Memory BIST and Memory Repair (BIRA/BISR) circuitry using industry standard tools.
- Hands on experience in DFT verification using Gate Level Simulations with timing annotations.
- Hands on experience in solving DFT problems, simulation failures, ATPG coverage improvements and DRC debug.
- Good understanding of timing constraints and DFT mode timing analysis.
- Proficiency in RTL coding, shell scripting.
- Experience working with post-Silicon/manufacturing teams on ATE, including debugging and resolving issues.
****Qualifications:****B.E/B.Tech/M.E/M.Tech in Electrical/Electronics/Communication Engineering with 2+ years of DFT experience.**Job Type:Intel Contract EmployeeShift:Shift 1 (India)Primary Location: India, BangaloreAdditional Locations:****Posting Statement:**All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustN/A
Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. *
*
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
Other offers great for you!
These companies are also looking for great profiles
Espace Freelance
AI Engineer confirmé
Freelance
Paris, France
Hybrid
Skills
1 day ago
Quick apply
Agile Partner
Release Train Engineer
Freelance
Luxembourg
Onsite
Skills
1 day ago
Quick apply
Sapiens Group
Consultant·e senior / Lead Design Systems
550€-600€/j
Freelance
Paris, France
Hybrid
Skills
18 hours ago
Quick apply
No company information available.