Find a jobRecruiters

DFT Engineer (Scan, ATPG & SSN)

Exclusive opportunity

Onsite

DFT Engineer (Scan, ATPG & SSN)

Proxelera

DFT Engineer (Scan, ATPG & SSN)

Skills

IOSGit

5 months ago

Share this opportunity

Share this opportunity to other talents of your network:
✓ Offer them a visibility boost with clients.
✓ Help your contacts find their next job.

Important information


Contract type:

Permanent

Location:

Delhi, India

Work mode:

Onsite

Published on:

14 October 2026

What they need


Job highlights

  • Experience required: . 3-5 years . Scan & ATPG
  • Experience in ICL,PDL,Stuck-at and transition fault pattern generation . Good understanding on scan coverage and experience in carrying out coverage analysis
  • Experience in Timing and no Timing gate level simulations and debugging simulation failures

Job Title: DFT Engineer (Scan, ATPG & SSN) - 3-5 Yrs

Location: New Delhi

No. Of positions: 1

Experience required: 3-5 years

Scan & ATPG

  • Strong understanding of Siemens Tessent Tools for ATPG with SSN methodology
  • Experience in ICL, PDL, Stuck-at and transition fault pattern generation
  • Good understanding on scan coverage and experience in carrying out coverage analysis.
  • Experience in Timing and no Timing gate level simulations and debugging simulation failures.
  • Experience in carrying out DFT DRC checks in RTL and analyzing the violations.
  • Strong understanding of Scan structures, IEEE1149.1, IEEE1687, ATPG methodology and flow.
  • Good understanding of timing constraints, synthesis flow and scan insertion using DC/FC
  • Strong TCL/scripting knowledge

MBIST

  • Strong understanding of Siemens Tessent tools for MBIST insertion and verification
  • Experience in MBIST insertion in RTL, pattern generation.
  • Experience in ICL, PDL, IEEE1149.1, IEEE1687, MBIST verification and debugging simulation failures.
  • Good understanding of MBIST algorithms, architecture, and diagnosis features
  • Strong TCL/scripting knowledge

Verification

  • Strong knowledge on ICL, PDL, IEEE1149.1, IEEE1687, Simulations tools such VCS
  • Experience in creation of DFT test bench structures, verifying DFX structures in RTL and debugging simulation failures.
  • Good understanding of DFT structures such as scan controller, OCC, EDT, JTAG, iJTAG, IOs, HSIO loopback, reset controller.
  • Strong TCL/scripting knowledge

Disclaimer: This job posting has been aggregated from external source. Role details, content, and availability are subject to change. Applicants are advised to confirm the latest information directly on the company website before applying.

Other offers great for you!

These companies are also looking for great profiles

Ugitech

AI Community & Communications Lead, Adoption IA H/F

62 000 € Brut

Permanent contract

Marseille, France

Hybrid

Skills

Community Management

1 day ago

Quick apply

Anderson RH

Expert ELK – Datamart & CMDB

Freelance

Paris, France

Hybrid

Skills

ElasticsearchELK StackCMDBKibanaLogstashDatamartExpert ELK – Datamart & CMDB

1 day ago

Quick apply

Cherrypick

Ingénieur intégration système Windows / Infrastructure & Sécurité

700

Freelance

Paris, France

Hybrid

Skills

WindowsSecurity Engineer

5 hours ago

Quick apply

The best place to find your next move

© 2026. All Rights Reserved.

Talents

Find a job

Create a profile

Solutions and tools