Veedee Solutions LLP
DFT Staff Engineer
8 days ago
Share this opportunity
Share this opportunity to other talents of your network:
✓ Offer them a visibility boost with clients.
✓ Help your contacts find their next job.
Important information
Contract type:
Permanent
Location:
Hyderabad, Telangana, India
Work mode:
Onsite
Published on:
17 October 2026
What they need
Job Summary A DFT Staff Engineer is responsible for designing, implementing, and signing off Design-for-Test (DFT) architecture for complex SoCs/IPs. The role ensures that semiconductor designs are testable, high-quality, and manufacturable while balancing coverage, performance, power, and cost. Key Responsibilities 1. DFT Architecture & Strategy Define and implement DFT architecture at block/IP or SoC level. Specify test methodologies (scan, MBIST, boundary scan, compression). Ensure testability is built early into the RTL design flow. Balance trade-offs between coverage, area, power, and test time. 2. DFT Implementation Perform scan insertion and stitching. Generate and simulate ATPG patterns. Integrate MBIST / LBIST / boundary scan. Develop and validate DFT timing constraints (STA). Execute DFT flows at RTL and gate level. 3. Test Coverage & Quality Analyze and improve fault coverage. Debug scan/ATPG issues and resolve coverage holes. Optimize pattern count, test cost, and test time. 4. Verification & Signoff Run DFT verification and DRC checks. Ensure clean DFT signoff, including coverage, timing, and power impact. Validate patterns using simulation and test tools. Support DFT integration guidelines at SoC level. 5. Cross-Functional Collaboration Work with RTL Design, Physical Design (PD), Verification, and Test Engineering / ATE. Drive issue resolution across teams and ensure end-to-end execution of DFT flows. 6. Silicon Bring-up & Debug Support post-silicon debug and yield improvement. Debug tester failures and improve manufacturing coverage. Assist customer or product teams during bring-up. Required Skills & Expertise Core Technical Skills Strong expertise in scan insertion and compression, ATPG and fault models, MBIST / LBIST, JTAG / Boundary Scan (IEEE 1149.1), RTL design and verification, STA and timing closure, and SoC design flow. Familiarity with tools such as Synopsys / Cadence / Siemens tools (e.g., TestMAX, Tessent, Modus), simulation tools (VCS, etc.), and scripting languages (TCL, Python, Perl) is essential. A BSEE/MSEE or equivalent is typically required, along with proven experience in end-to-end DFT implementation and debugging.
This job is provided by Shine.com
Other offers great for you!
These companies are also looking for great profiles
Top Profil
Staff Software Engineer, Systèmes distribués et LLM
Freelance
Paris, France
Hybrid
Skills
4 days ago
Quick apply
Ugitech
IT Strategy & Governance Office Lead (Chief of Staff DSI) H/F
68 000 € Brut
Permanent contract
Marseille, France
Onsite
Skills
1 day ago
Quick apply
Sherpa Accompagnement
Responsable Qualité - Plasturgie / Injection
Permanent contract
Brie-Comte-Robert, France
Onsite
Skills
12 hours ago
Quick apply
No company information available.