Digital ASIC Design Engineer

Digital ASIC Design Engineer

Our client, a well-established semiconductor business supplying chip IP into consumer electronics, is looking to add a Digital ASIC Engineer to their design team. The role sits within a group responsible for custom digital blocks that end up inside phones, wearables, connected vehicles and other everyday hardware.

You'll be involved end-to-end: writing specs, coding and verifying RTL, running synthesis, and handing off clean, timing-closed netlists ready for layout. It's a genuinely collaborative role, you'll be working alongside systems architects and other hardware/software engineers to get digital blocks integrated cleanly into larger chip designs.

Day to day, you'll be:

• Designing and coding digital logic blocks destined for chip integration
• Verifying designs against test benches, chasing down and fixing bugs
• Handling synthesis and timing closure work using standard EDA signoff tools
• Looking at power budgets and helping shape low-power design choices
• Writing scripts/tooling (Python) to speed up team processes
• Working with other engineering functions and supporting release governance

On paper, we'd like to see:

• A relevant engineering or science degree
• Solid RTL Design experinece as well as comfortable in SystemVerilog, plus scripting (Python/Tcl/Perl)
• 2+ years of Digital TRL Design experience in a professional setting
• Solid tooling exposure; synthesis, LEC, PrimeTime/PTPX or similar signoff tools
• Nice to have: ECO experience, DRC/CDC checks, C++/SystemC, DFT/MBIST exposure
• A clear communicator who's happy working at pace in a team setting

If you are interested in this position, please click apply or send a CV to [email protected]

By applying to this role you understand that we may collect your personal data and store and process it on our systems. For more information please see our Privacy Notice https://eu-recruit.com/wp-content/uploads/2024/07/European-Tech-Recruit-Privacy-Notice-2024.pdf