Lattice Semiconductor (india)
Digital Eng (SoC RTL)
2 months ago
Share this opportunity
Share this opportunity to other talents of your network:
✓ Offer them a visibility boost with clients.
✓ Help your contacts find their next job.
Important information
Contract type:
Permanent
Location:
Pune, Maharashtra, India
Work mode:
Onsite
Published on:
7 September 2026
What they need
Job Summary
Lattice Semiconductor is seeking a SoC RTL Design Engineer to join the HW design team focused on IP design and full chip integration. This position is an opportunity to be part of a dynamic team with ample opportunity to contribute, learn, innovate and grow.
This is a full-time individual contributor position located in Pune, India.
The role will focus on FPGA projects concentrated in Pune and similar time zones.
The qualified candidate will be working in RTL design, best-in-class coding styles, algorithms, and both Verilog and System Verilog.
The qualified candidate will be working in SoC integration and associated quality checks including lint, CDC, RDC, SDC etc.
The role requires to work with architect and micro-architect team to understand define design specifications.
The successful candidate will be open and willing to both (a) teach best-known-methods to an existing FPGA team and (b) learn from the team about the complications of highly programmable FPGA fabrics. This role carries the need to be both a strong educator and an open-minded student.
Responsibilities
- Serve as a key contributor to FPGA design efforts.
- Drive logic design of key FPGA blocks full chip and bring best-in-class methodologies to accelerate design time and improve design quality.
- Ensuring design quality through assertions, checkers, and scripting.
- Develop strong relationships with worldwide teams.
- Mentor and develop strong partners and colleagues.
- Occasional travel as needed.
Qualifications
- BS/MS/PhD Electronics Engineering, Electrical Engineering, Computer Science or equivalent.
- 6+ years of experience in driving logic design across a multitude of silicon projects.
- Expertise in SoC integration, defining micro-architecture and experience of selecting 3rd party IP.
- Experience in working with ARM processor, AXI, AMBA bus, ENET, PCIE, safety and security protocols, debug architecture will be plus.
- Familiarity with FPGA designs, use-cases, and design considerations is a plus.
- Independent worker and leader with demonstrated problem-solving abilities.
- Proven ability to work with multiple groups across different sites and time zones.
Disclaimer: This job posting has been aggregated from external source. Role details, content, and availability are subject to change. Applicants are advised to confirm the latest information directly on the company website before applying.
Other offers great for you!
These companies are also looking for great profiles
Freelance.com
Chef de Projet IT / Digital - Banque
540
Freelance
Paris, France
Hybrid
Skills
1 day ago
Quick apply
FreelanceRepublik
Responsable Digital et E-commerce
600
Freelance
Paris, France
Hybrid
Top Recruiter
Skills
2 hours ago
Quick apply
Celad
Business Analyst Digital UX – Parcours Utilisateurs(F/H)
Salaire : 53 k€ brut annuel / TJM : 535 € HT
Freelance
Paris, France
Hybrid
Skills
2 hours ago
Quick apply