Functional Verification Lead

Job highlights

• Experience with development of UVM / OVM and / or Verilog,System Verilog test benches and usage of simulation tools / debug environments such as Synopsys VCS,Cadence IES to verify memory controller IPs
• Prior experience with silicon debug at the tester and board level,is a plus. Disclaimer: This job posting has been aggregated from external source

Job Summary

SMTS Engineer to provide technical leadership and contribution on high speed Memory Controller IP Verification. The individual will help design, develop and use simulation and/or formal based verification environments, at block and Sun-System level, to prove the functional correctness of DDR5/6 RLD3 Memory Controller, UCIe IP designs.

The ideal candidate is one who has a proven track record on driving strategies and successful verification execution high performance IPs and/or SOC designs.

Require hands on experience with verification of state of the art memory controllers such as HBM, DDR, LPDDR, UCIe. Requires strong understanding of current memory controller protocols and calibration board skew and jitter modeling.

With a proven track record in technical leadership of teams. This includes planning, execution, tracking, verification closure, and delivery to programs.

Candidate is expected to be a strong team player with good communication and leadership skills and one who is able to positively and strategically influence the Memory Controller design teams with an eye towards improving overall product quality.

Qualifications

• B.S. with 12+ years or M.S. with 11+ years or Ph.D. with 9+ years in Electrical Engineering, Computer Engineering or Computer Science.
• Experience with development of UVM/OVM and/or Verilog, System Verilog test benches and usage of simulation tools/debug environments such as Synopsys VCS, Cadence IES to verify memory controller IPs.
• Proven track record on driving strategies and successful verification execution on Memory Controllers high performance IPs and/or SOC designs.
• Proven track record in technical leadership of teams of 9+ engineers. This includes planning, execution, tracking, verification closure, and delivery to programs.
• Hands on experience with verification of state of the art memory controllers such as HBM, DDR, LPDDR. Requires strong understanding of current memory controller protocols and calibration specification, board skew and jitter modeling.
• Strong understanding of state of the art of verification techniques, including assertion and metric-driven verification. Experience as a verification architect, establishing the verification methodology, tools and infrastructure for high performance IP and/or VLSI designs is a plus.
• Familiarity with verification management tools as well as understanding of database management particularly as it pertains to regression management.
• Experience with formal property checking tools such as Cadence, Jasper and Synopsys is a plus.
• Experience with gate level simulation, power verification, reset verification, contention checking is a plus.
• Prior experience with silicon debug at the tester and board level, is a plus.

Disclaimer: This job posting has been aggregated from external source. Role details, content, and availability are subject to change. Applicants are advised to confirm the latest information directly on the company website before applying.