Find a jobRecruiters

Lead Design Engineer(Virtual Solution)

Exclusive opportunity

Onsite

Lead Design Engineer(Virtual Solution)

Cadence

Lead Design Engineer(Virtual Solution)

Skills

PythonMachine LearningAI

2 months ago

Share this opportunity

Share this opportunity to other talents of your network:
✓ Offer them a visibility boost with clients.
✓ Help your contacts find their next job.

Important information


Contract type:

Permanent

Location:

Shanghai, China

Work mode:

Onsite

Published on:

7 September 2026

What they need


At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Key Responsibilities

  • Design and develop system-level AVIP solutions for emulation/prototyping platforms (Palladium, Protium)

  • Build and integrate Accelerated Verification IP environments for complex SoC and subsystem validation

  • Develop end-to-end verification flows including:

  • AVIP integration

  • Testbench and system modeling

  • Bare-metal / driver-level validation

  • Optimize solutions for performance, scalability, and emulation efficiency

  • Develop custom test cases, tools, and automation to enable advanced use models (embedded / co-emulation / hybrid flows)

  • Work closely with cross-functional teams (PE, AE, customers) to debug and resolve system-level issues

  • Support customer enablement, including bring-up, debug, and solution deployment

Required Qualifications

  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or related field with at least 3 years’ experience

  • Strong expertise in high-speed protocols such as:

  • PCIe, CXL, AMBA, UCIe, Ethernet (at least one)

  • RTL design experience (SystemVerilog / Verilog)

  • C/C++ development experience for modeling, testbench, or system integration

  • Hands-on experience with Palladium / Protium / FPGA / emulation platforms is strongly preferred

  • Good debugging skills for complex system integration issues

Preferred Qualifications

  • Experience developing or using AVIP (Accelerated VIP) solutions
  • Experience with end-to-end system validation flows (simulation → emulation → prototyping)
  • Knowledge of UVM and verification frameworks
  • Knowledge of Qemu/Gem5 or other system emulation projects
  • Experience with multi-language environments (SV + C/C++ + Python)
  • Familiarity with Emulation/Prototyping flows
  • Exposure to AI/ML techniques applied to verification or tooling
  • Strong problem-solving skills and ability to work independently

Soft Skills

  • Excellent English communication skills (both verbal and written) are required.
  • Strong learning capability and adaptability to new technologies
  • Ability to collaborate across global teams
  • Proactive mindset in problem solving and customer engagement

We’re doing work that matters. Help us solve what others can’t.

Other offers great for you!

These companies are also looking for great profiles

ClubSec

Tech lead c#

580

Freelance

78310 Maurepas, France

Hybrid

Skills

C#Microsoft SQL ServerDatabricksKubernetesAzure

1 day ago

Quick apply

Espace Freelance

Lead Développeur Full-Stack

Freelance

79000 Niort, France

Hybrid

Skills

ReactJavaSpring BootRESTful APIsAlgorithmsCI/CDJPA

8 hours ago

Quick apply

Sapiens Group

Consultant·e senior / Lead Design Systems

550€-600€/j

Freelance

Paris, France

Hybrid

Skills

tokensdelivery

4 hours ago

Quick apply

The best place to find your next move

© 2026. All Rights Reserved.

Talents

Find a job

Create a profile

Solutions and tools