Find a jobRecruiters

Lead Engineer - Physical Design

Exclusive opportunity

Onsite

Lead Engineer - Physical Design

MosChip®

Lead Engineer - Physical Design

Skills

Node

19 days ago

Share this opportunity

Share this opportunity to other talents of your network:
âś“ Offer them a visibility boost with clients.
âś“ Help your contacts find their next job.

Important information


Contract type:

Permanent

Location:

Hyderabad, Telangana, India

Work mode:

Onsite

Published on:

9 October 2026

What they need


Company Description:

MosChip Technologies is a publicly traded company with expertise in SILICON | PRODUCT | AI/ML Engineering solutions. The company has 1250+ engineers located in Silicon Valley-USA and India. MosChip offers end-to-end silicon design, verification, systems, software, and device engineering solutions, including AI/ML solution design and test automation.

Role Description:

This is a full-time on-site role for a Senior Lead Physical Design Engineer based in Hyderabad. The Senior Physical Design Engineer will be responsible for tasks related to physical design, physical verification, logic design, circuit design, and RTL design in the development of silicon products.

Qualifications:

  • He/She should be able to do block level PNR including PG Planning, partitioning, placement, scan-chain-reordering, clock tree synthesis, timing optimization, SI aware routing, timing analysis/closure and ECO tasks (timing and functional ECOs), SI closure, design rule checks (DRC), and Logical vs. Schematic (LVS) checks, Antenna checks.
  • Minimum of 7-15 years of experience in physical design.
  • He/She should have worked on 7nm or lower node designs with adv low power techniques such as Voltage Islands, Power Gating and substrate-bias.
  • Provide technical guidance, mentoring to physical design engineers.
  • Lead a team of Physical design engineers and be responsible for their blocks closure
  • Interface with front-end ASIC teams to resolve issues.
  • Low Power Design - Voltage Islands, Power Gating, Substrate-bias techniques.
  • Expertise in Timing closure on high speed interfaces is a plus
  • Excellent communication skills.
  • Strong Back ground of ASIC Physical Design: Floor planning, PR, extraction, IR Drop Analysis, Timing and Signal Integrity closure.
  • Extensive experience and detailed knowledge in Cadence or Synopsys.
  • Expertise in scripting languages such as PERL, TCL.
  • Strong Physical Verification skill set.
  • Static Timing Analysis in Primetime or Primetime-SI.
  • Good written and oral communication skills. Ability to clearly document plans.
  • Ability to interface with different teams and prioritize work based on project needs.

Other offers great for you!

These companies are also looking for great profiles

Tenth Revolution Group

🔍 Tech Lead Expert Data & Retrieval – RAG

Freelance

92000 Nanterre, France

Hybrid

Skills

- Python 3.11+GopgvectorWeaviateQdrantOpenSearchrecherche hybride / BM25 sentence-transformersembeddingsparsing de documents - LangChainRAGrerankingOpenAIMistralBedrock - PostgreSQLAirflow / SparkKafkaRedisDockerK8SCI/CDPytestmétriques de pertinence

5 hours ago

Quick apply

LeHibou

IT/OT Engineer

650€ / jour

Freelance

Puurs-Sint-Amands, Belgium

Onsite

Skills

SAP CloudSQLiteMQTT

4 hours ago

Quick apply

Whub

Test QA Lead

Permanent contract

Paris, France

Hybrid

Skills

Testing & QAQA EngineerQA

4 minutes ago

Quick apply

The best place to find your next move

© 2026. All Rights Reserved.

Talents

Find a job

Create a profile

Solutions and tools