M
MediaTek
Package and Chip thermal/stress simulation engineer
3 months ago
Share this opportunity
Share this opportunity to other talents of your network:
✓ Offer them a visibility boost with clients.
✓ Help your contacts find their next job.
Important information
Contract type:
Permanent
Location:
Hsinchu, North District, Hsinchu City, Taiwan
Work mode:
Onsite
Published on:
7 August 2026
What they need
- Package related structure stress analysis including warpage, material study. 2. Package and board level stress modeling for TCT, drop and vibration. 3. IC and package thermal analysis, modeling and characterization 4. Chip-Package-PCB thermal co-simulation and design. 5. System level thermal simulation 6. System level stress simulation
Main Requirements and Qualifications
- Familiar with package thermal characterization modeling and validation flow.
- Familiar with package stress modeling, reliability test and its corresponding failure mode.
- Experience on system level modeling is a plus.
Other offers great for you!
These companies are also looking for great profiles
M
Mon Consultant Indépendant
Accompagnement simplification package EBA
TJM HT max 799 € (hors éventuels frais de mission, à discuter avec le client)
Freelance
Paris, France
Hybrid
Skills
Réglementations bancaires
4 days ago
Quick apply
E
Espace Freelance
Analytics Engineer / BI Engineer Confirmé
Freelance
Paris, France
Hybrid
Skills
TableaudbtBI EngineeringAnalytics EngineeringSemantic LayerData Modeling
18 hours ago
Quick apply
C
Cherrypick
Software Engineer
Freelance
Paris, France
Hybrid
Skills
PythonNumPypandas
17 hours ago
Quick apply
No company information available.