Find a jobRecruiters

Post-Silicon Memory Validation Staff Engineer-senior-urgent

Exclusive opportunity

Onsite

Post-Silicon Memory Validation Staff Engineer-senior-urgent

ThunderSoft

Post-Silicon Memory Validation Staff Engineer-senior-urgent

Skills

RubyPythonLinux

4 months ago

Share this opportunity

Share this opportunity to other talents of your network:
✓ Offer them a visibility boost with clients.
✓ Help your contacts find their next job.

Important information


Contract type:

Permanent

Location:

George Town, Penang, Malaysia

Work mode:

Onsite

Published on:

9 August 2026

What they need


THE ROLE:

Processor silicon DDR interface feature enablement, electrical test and debug engineer. In this role, this senior level engineer will be part of a highly technical team that develops test plans, executes bring-up & feature enable, & debugs electrical issues in the memory sub-system of new processors.

THE PERSON:

The person needs to be well self-motivated for deliveries and innovation, strong technical background on DDR interface, also with good communication skills.

KEY RESPONSIBILITIES:

· Provides DDR technical leadership in the development of new test & validation features

· Closely interacts with silicon design (DRAM controller and memory Phy) in test execution & debug, as well as in feature definition for future product generation

· Writes comprehensive electrical & functional test plans for the memory validation of processors

· Executes electrical & functional test plans for AMD processors using hardware & software validation tools, oscilloscopes, & logic analyzers.

· Debug of electrical & functional issues of the memory sub-system of new processors

· Provides detailed input into the platform definition & review of platform designs used in the silicon validation of new processors.

PREFERRED EXPERIENCE:

· Requires experience and demonstrated technical expertise in the development & execution of platform level electrical & functional test plans. DDR5(4)/LPDDR5(4) Memory test experience on electronic components such as uProcessors would be considered a big plus.

· Requires extensive hands-on experience and demonstrated technical expertise in the debug of I/O interfaces such as DDR

· Familiar with DDR signal measurement, reading schematics and layout documentation

· Requires good written and oral communication skills

· Familiar with Python, Ruby, Perl language.

· Working knowledge of lab equipment such as oscilloscopes, logic analyzers and protocol analyzers

· Self-organizing and the ability multitask based on priorities

· Scripting and automation tool development is a plus.

· Linux environment validation or development experience is also a great plus

ACADEMIC CREDENTIALS:

· Bachelor with 8+ years’ experience.

· Master with 5+ years’ experiences.

LOCATION:

Penang, Malaysia

Other offers great for you!

These companies are also looking for great profiles

Vorstone

Ingénieur Validation / Testeur

500

Freelance

93160 Noisy-le-Grand, France

Onsite

Skills

IVVQValidation SystèmeQualification TechniqueTest EngineerValidation EmbarquéeIntégration & ValidationTest & Validation EngineerQualification ProduitTests FonctionnelsTests de Non-RégressionBancs de TestsElectroniqueSystèmes Embarqués.

5 days ago

Quick apply

SooIT

Ingénieur Infrastructure & AIOps – Linux / Elastic / IA Agentique

600

Freelance

Saint-Denis, France

Hybrid

Skills

LLMs / Large language modelsPythonElasticsearchAnsibleLinuxKubernetesElastic StackAIOpsObservabilitéGitLab CI/CDMCPLangGraphWindows ServerVMwareSREInfrastructureMonitoringOpenTelemetry

15 hours ago

Quick apply

Top Profil

Senior Infrastructure Engineer (GCP) — 100% Remote

500

Freelance

Remote

Skills

Google Cloud PlatformPythonGolangSite reliability engineeringLinuxKubernetesCloud ArchitectTerraform

8 hours ago

Quick apply

The best place to find your next move

© 2026. All Rights Reserved.

Talents

Find a job

Create a profile

Solutions and tools