Find a jobRecruiters

Principal DFT Engineer

Exclusive opportunity

Onsite

Principal DFT Engineer

Celero Communications

Principal DFT Engineer

Skills

NodePythonLinux

1 month ago

Share this opportunity

Share this opportunity to other talents of your network:
✓ Offer them a visibility boost with clients.
✓ Help your contacts find their next job.

Important information


Salary:

$200,000 – $240,000 / year

Location:

San Jose, CA, USA

Work mode:

Onsite

Published on:

17 September 2026

What they need


Celero Communications is seeking a talented DFT Engineer to join our silicon engineering organization. This individual will partner with design, verification, physical design, product, and manufacturing teams to implement robust Design-for-Test methodologies that enable high quality, high volume production of complex ASIC and SoC products.

What You Will Do

  • Develop and implement DFT architecture for ASIC and SoC designs.
  • Perform scan insertion, scan chain planning, and scan compression implementation.
  • Generate and validate ATPG patterns and analyze fault coverage results.
  • Implement and verify MBIST, and other on-chip test features.
  • Collaborate with RTL, verification, and physical design teams to ensure successful DFT integration.
  • Support JTAG and boundary-scan implementation and debug.
  • Drive DFT signoff activities and manufacturing test readiness.
  • Participate in silicon bring-up, failure analysis, and yield improvement efforts.

What You Will Bring

  • Bachelor's degree in Electrical Engineering, Computer Engineering, or related field.
  • 8+ years of ASIC/SoC DFT experience.
  • Strong understanding of scan, ATPG, fault models, and test coverage methodologies.
  • Experience with Synopsys TestMAX/TetraMAX, DFT Compiler, Siemens Tessent, Cadence Modus, or equivalent tools.
  • Knowledge of Verilog/SystemVerilog and digital design fundamentals.
  • Experience in Linux and scripting using Python, Tcl, Perl, or Shell.
  • Results-driven engineer with strong debugging abilities.
  • Comfortable working in fast-paced cross-functional environments.
  • Passion for delivering high-quality silicon products.

Preferred Qualifications

  • Experience with advanced-node semiconductor technologies.

  • Hands-on experience with MBIST, compression architectures, and JTAG.

  • Knowledge of timing closure, physical design impacts, and low-power design techniques.

  • Experience supporting silicon validation and manufacturing production ramps.

  • Strong communication and cross-functional collaboration skills.

    Annual Base Salary Range for US: $200,000 - $240,000 (The final offer will be determined based on job-related skills, experience, qualifications, and location.)

Other offers great for you!

These companies are also looking for great profiles

Celad

Data Engineer Snowflake confirmé (F/H)

400-450

Freelance

Paris, France

Onsite

Skills

PythonSnowflakeSQL

1 day ago

Quick apply

Visian

DevOps Engineer Solution Engineering

Freelance

Paris, France

Hybrid

Top Recruiter

Skills

PythonSnowflakeApache AirflowTerraformAzureCI/CDRBACAgentic AI

1 day ago

Quick apply

Yunik

Data Scientist / AI Engineer – GenAI, LLM & Machine Learning (H/F)

Freelance

Paris, France

Hybrid

Skills

LLMs / Large language modelsPythonMachine LearningAIFastAPIIA GénérativeRAGAgents IAAzure OpenAIMLOps

1 day ago

Quick apply

The best place to find your next move

© 2026. All Rights Reserved.

Talents

Find a job

Create a profile

Solutions and tools