Find a jobRecruiters

Principal HS Digital Design Engineer (d/m/f)

Exclusive opportunity

Onsite

Principal HS Digital Design Engineer (d/m/f)

ams Italy S.r.l.

Principal HS Digital Design Engineer (d/m/f)

Skills

NodeSAP SuccessFactors

2 months ago

Share this opportunity

Share this opportunity to other talents of your network:
✓ Offer them a visibility boost with clients.
✓ Help your contacts find their next job.

Important information


Contract type:

Permanent

Location:

27100 Pavia, Province of Pavia, Italy

Work mode:

Onsite

Published on:

13 August 2026

What they need


Sense the power of light

The ams OSRAM Group is a global leader in innovative light and sensor solutions. With more than 110 years of industry experience, we combine engineering excellence and global manufacturing with a passion for cutting-edge innovation enabling transformative advancements in the automotive, industrial, medical, and consumer industries. “Sense the power of light” – our success is based on the deep understanding of the potential of light and distinct portfolio of emitter and sensor technologies. Around 19,700 employees worldwide drive innovations alongside societal megatrends.
Find out more about us on https://ams-osram.com

Your new responsibilities

  • Technical leader responsible for architecture and RTL development of high-speed digital subsystems for communication ICs and mixed-signal SoC products
  • Define digital subsystem architectures
  • Lead RTL development and integration
  • Drive design reviews and quality standards
  • Support verification and implementation teams
  • Mentor design engineers

Who we are looking for

  • MSc or PhD in Electrical Engineering
  • 10+ years digital IC design experience
  • RTL design (Verilog/SystemVerilog)
  • High-speed digital IC design experience for communication or mixed-signal SoC products is required; knowledge of high-speed interfaces such as UCIe, PCIe or similar protocols is an advantage
  • Interface protocols and clock-domain crossing
  • Synthesis and timing analysis
  • Advanced CMOS node experience, including FinFET and/or FD-SOI, is required

Please contact Stefanie Kleierl for further information via [email protected] or +49 (941) 8501391.

Other offers great for you!

These companies are also looking for great profiles

BK Consulting

principal engineer

90000

Permanent contract

Remote

Skills

PythonEngineering Manager

2 months ago

Quick apply

Rheso.tech

Mission Analog / Mixed-Signal IC Design Engineer

Freelance

Toulouse, France

Hybrid

Skills

Electronics

6 days ago

Quick apply

Rheso.tech

Mission Software Design Assurance Engineer – Défense

Freelance

Toulouse, France

Hybrid

Skills

Electronics

6 days ago

Quick apply

The best place to find your next move

© 2026. All Rights Reserved.

Talents

Find a job

Create a profile

Solutions and tools