Find a jobRecruiters

PRINCIPAL PHYSICAL VERIFICATION ENGINEER

Exclusive opportunity

Onsite

PRINCIPAL PHYSICAL VERIFICATION ENGINEER

Kinara.ai

PRINCIPAL PHYSICAL VERIFICATION ENGINEER

Skills

Compliance

19 days ago

Share this opportunity

Share this opportunity to other talents of your network:
✓ Offer them a visibility boost with clients.
✓ Help your contacts find their next job.

Important information


Contract type:

Permanent

Location:

Bengaluru, Karnataka, India

Work mode:

Onsite

Published on:

6 October 2026

What they need


We are seeking a talented Physical Verification Design Engineer to join our VLSI design team. This role involves ownership of full-chip and block-level physical verification (PV) signoff, ensuring designs meet foundry and reliability requirements. The candidate will collaborate closely with physical design, PDK, CAD, and tapeout teams to deliver high-quality silicon.

Key Responsibilities

  • Perform physical verification (PV) for block-level and full-chip designs, including:
    • Design Rule Check (DRC)
    • Layout Versus Schematic (LVS)
    • Electrical Rule Check (ERC)
    • Antenna, density, and reliability checks
  • Drive signoff closure by identifying and resolving PV violations efficiently.
  • Work with physical design and layout teams to debug and fix violations.
  • Develop and maintain runsets, decks, and automation flows using industry-standard tools.
  • Analyze foundry decks and PDK updates, ensuring compliance with process requirements.
  • Lead tapeout readiness reviews and ensure high-quality database delivery.
  • Perform hierarchical verification and regression management.
  • Participate in improving verification methodologies, runtime, and capacity optimization.
  • Interface with foundry and EDA vendors to resolve tool or deck-related issues.
  • Mentor junior engineers and review their work as needed.

Preferred / Added Advantage Skills

  • Exposure to Physical Design (PD) concepts, including:
    • Floorplanning (macro placement, block shaping, congestion awareness)
    • Power Delivery Network (PDN) design (power grid, IR drop considerations)
  • Understanding of:
    • Placement, CTS, routing flows
    • PD-PV interaction and impact of layout decisions on DRC/LVS closure
  • Knowledge of:
    • EM/IR, latch-up, ESD reliability checks
    • Multi-patterning / EUV constraints
  • Experience with full-chip integration and SoC-level challenges
  • Ability to correlate PV issues with PD root causes (e.g., spacing, density, routing hotspots)
  • Exposure to flow automation and methodology development

Soft Skills

  • Strong analytical and problem-solving ability
  • Effective communication across cross-functional teams
  • Ownership mindset with focus on quality and timelines
  • Ability to work independently and guide team members

More information about NXP in India...

#LI-29f4

Disclaimer: This job posting has been aggregated from external source. Role details, content, and availability are subject to change. Applicants are advised to confirm the latest information directly on the company website before applying.

Other offers great for you!

These companies are also looking for great profiles

BK Consulting

principal engineer

90000

Permanent contract

Remote

Skills

PythonEngineering Manager

2 months ago

Quick apply

Cherrypick

Principal Engineer

750

Freelance

Paris, France

Hybrid

Skills

Python

2 months ago

Quick apply

Sherpa Accompagnement

Responsable Qualité - Plasturgie / Injection

Permanent contract

Brie-Comte-Robert, France

Onsite

Skills

Quality Management SystemISO 9001IATF 16949ISO 13485Injection moldingPPAPFMEA8D

15 hours ago

Quick apply

The best place to find your next move

© 2026. All Rights Reserved.

Talents

Find a job

Create a profile

Solutions and tools