Find a jobRecruiters

RTL Design & IP Release Engineer – Verilog / Foundation IP / ClearCase / Python

Exclusive opportunity

Onsite

RTL Design & IP Release Engineer – Verilog / Foundation IP / ClearCase / Python

European Tech Recruit

RTL Design & IP Release Engineer – Verilog / Foundation IP / ClearCase / Python

Skills

PythonTesting & QA

1 month ago

Share this opportunity

Share this opportunity to other talents of your network:
✓ Offer them a visibility boost with clients.
✓ Help your contacts find their next job.

Important information


Contract type:

Freelance / Contract

Location:

Cork, Ireland

Work mode:

Onsite

Published on:

17 September 2026

What they need


RTL Design & IP Release Engineer – Verilog / Foundation IP / ClearCase / Python

We are currently partnered with a technology organisation developing and delivering Foundation IP, with an opportunity for an RTL Design & IP Release Engineer to support RTL development, quality assurance, configuration management, and IP release activities across a global engineering environment.

The role combines RTL design updates with structured release management and process automation, working closely with design, verification, integration, and programme teams to deliver high-quality IP releases and maintain project milestones and release deadlines.

Key responsibilities

  • Implement and validate RTL design changes using Verilog
  • Support Foundation IP development and release activities
  • Manage ClearCase-based IP release processes
  • Perform quality assurance checks on Foundation IP deliverables
  • Maintain configuration management and release documentation
  • Improve IP release workflows through Python scripting and automation
  • Collaborate closely with design, verification, integration, and programme teams

Key requirements

  • Experience with RTL design and Verilog
  • Experience supporting IP development and release activities
  • Experience with ClearCase-based release processes
  • Experience performing QA checks for IP deliverables
  • Experience with configuration management and release documentation
  • Experience with Python scripting and automation

Keywords

RTL Design / RTL Engineer / RTL Design Engineer / IP Release Engineer / IP Design / IP Release / Foundation IP / Verilog / RTL Verilog / Hardware Design / Digital Design / IP Development / IP Delivery / Release Management / IP Release Management / ClearCase / Configuration Management / Release Processes / Release Workflows / Quality Assurance / QA / IP QA / Release QA / Python / Python Scripting / Automation / Process Automation / Design Engineering / Design Verification / IP Integration / Engineering Integration / Programme Coordination / Cross-Functional Collaboration / Global Engineering / Release Documentation / Configuration Management / Issue Resolution

By applying to this role, you understand that we may collect your personal data and process it in line with our privacy policy.

https://eu-recruit.com/wp-content/uploads/2025/01/European-Tech-Recruit-Privacy-Notice-2025.pdf

Other offers great for you!

These companies are also looking for great profiles

Rheso.tech

Mission Analog / Mixed-Signal IC Design Engineer

Freelance

Toulouse, France

Hybrid

Skills

Electronics

16 hours ago

Quick apply

Vaganet

Développeur IA Senior – Python / GenAI / RAG / Agents IA

Permanent contract

Paris, France

Hybrid

Skills

LLMs / Large language modelsData ScienceAI

12 hours ago

Quick apply

Jissen

DEVOPS / PLATFORM ENGINEER

500

Freelance

Paris, France

Hybrid

Skills

DevOpsAzure

10 hours ago

Quick apply

The best place to find your next move

© 2026. All Rights Reserved.

Talents

Find a job

Create a profile

Solutions and tools