Find a jobRecruiters

RTL Design ( Turing - AI / ML ) - Sr. Engineer / Sr. Lead

Exclusive opportunity

Onsite

RTL Design ( Turing - AI / ML ) - Sr. Engineer / Sr. Lead

Qualcomm

RTL Design ( Turing - AI / ML ) - Sr. Engineer / Sr. Lead

Skills

Machine LearningAI

2 months ago

Share this opportunity

Share this opportunity to other talents of your network:
✓ Offer them a visibility boost with clients.
✓ Help your contacts find their next job.

Important information


Contract type:

Permanent

Location:

Bengaluru, Karnataka, India

Work mode:

Onsite

Published on:

24 August 2026

What they need


General Summary:

In this role

  • You will be interacting closely with the product definition and architecture team.
  • Developing implementation (microarchitecture and coding) strategies to meet quality, and PPAS (Performance Power Area Schedule) goals for Sub-system.
  • Define various aspects of the block level design such as block diagram, interfaces, clocking, transaction flow, pipeline, low power etc.
  • Perform as well as lead a team of engineers on RTL coding for Sub-system/SOC integration, function/performance simulation debug.
  • Drive Lint/CDC/FV/UPF checks to ensure design quality.
  • Develop Assertions as part of white-box testing-coverage.

Work with stakeholders to discuss the right collateral quality and identify solutions/workarounds.

Work towards delivering with key design collaterals (timing constraints, UPF etc.).

Desired Skillset:

  • Good understanding of low power microarchitecture techniques and AI/ML systems.
  • Thorough knowledge of Computer system architecture, including design aspects of AI/ML designs.
  • Experience in high performance design techniques and trade-offs in a Computer microarchitecture.
  • Good understanding of principals of NoC Design
  • Define Performance (Bandwidth, Latency) and Bus transactions sizing based on usecases across Voltage/Frequency corners
  • Working with Power and Synthesis teams on usecases, dynamic power and datapath interactions
  • Knowledge of Verilog / System Verilog. Experience with simulators and waveform debugging tools
  • Working with SOC DFT and PD teams as part of collaterals exchanges
  • Knowledge of logic design principles along with timing and power implications.

Preferred Qualifications:

  • Master's or Bachelor's degree in Electronics or Electrical Engineering or equivalent.

  • At least 2+ years of experience working on multiple designs.

Minimum Qualifications:

Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience. ORMaster's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience. ORPhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.

Other offers great for you!

These companies are also looking for great profiles

Theodo

Machine Learning Engineer / ML Engineer

480 - 580

Freelance

Paris, France

Hybrid

Skills

AIData Scientist

3 days ago

Quick apply

Yunik

Lead Data Scientist Transverse – IA / Machine Learning / GenAI

Freelance

Paris, France

Hybrid

Skills

LLMs / Large language modelsPythonData ScienceMachine LearningAIIA GénérativeRAGAgentic AISQLGCPVertexMLOpsLeadership technique

13 hours ago

Quick apply

Visian

Ingénieur MLOps IA

Freelance

Paris, France

Hybrid

Skills

PyTorchMachine LearningSoftware engineeringGPU inference optimizationONNXTensorRTMLflow

11 hours ago

Quick apply

The best place to find your next move

© 2026. All Rights Reserved.

Talents

Find a job

Create a profile

Solutions and tools