UST Malaysia
RTL FPGA Validation
1 month ago
Share this opportunity
Share this opportunity to other talents of your network:
✓ Offer them a visibility boost with clients.
✓ Help your contacts find their next job.
Important information
Contract type:
Permanent
Location:
George Town, Penang, Malaysia
Work mode:
Onsite
Published on:
29 September 2026
What they need
Who we are:
At UST, we help the world’s best organizations grow and succeed through transformation. Bringing together the right talent, tools, and ideas, we work with our client to co-create lasting change. Together, with over 30,000 employees in 25 countries, we build for boundless impact—touching billions of lives in the process. Visit us at www.UST.com
W e are looking to fill a Senior FPGA Engineer who has worked on:
Experience: 4+ years of experience
Working location: Penang, Malaysia
The Role : Candidate will be responsible for FPGA implementation and create comprehensive functional test plans for the interface validation of IO controllers. The candidate will execute functional test plans of IP using FPGA hardware & software validation tools, oscilloscopes, & logic analyzers.
The Person : Requires good written and oral communication skills with a Demonstrated ability to communicate with a variety of engineering disciplines and management.
Responsibilities :
Perform RTL glue logic development
Perform FPGA system implementation (timing closure, clocking, pin assignments etc)
Perform FPGA hardware testing
FPGA implementation/timing closure using Xilinx Vivado tools
Creating simple unit level test bench
Pre silicon validation via FPGA for emulating the targeted IP sub-system
Post silicon validation, lab bring up and debug of the targeted IP sub-system
Root cause analysis and resolving issues encountered either in pre-silicon or post silicon targeted IP sub-system
Preferred Experience & Skill Set:
Requires experience and demonstrated technical expertise in the development & execution of platform level functional test plans. Platform level experience with high speed I/O interfaces
Experienced in FPGA development, Synthesis with logical & physical constraints, Timing closure and Place and Route in FPGA
Requires experience and demonstrated technical expertise in the domain of High speed I/O interfaces of computer system.
Requires good written and oral communication skills; Demonstrate the ability to communicate with a variety of engineering disciplines and management.
Familiarity with Xilinx reference platforms such as Zynq reference board etc
EDUCATION: B. S. in Electrical Engineering or Computer Engineering
Contact Ms. Anna - WhatsApp: +84935059669
Email: [email protected]
Other offers great for you!
These companies are also looking for great profiles
Celad
RTL Designer (F/H)
45 000 à 60 000
Permanent contract
06410 Biot, France
Hybrid
Skills
5 months ago
Quick apply
Vorstone
Ingénieur Validation / Testeur
500
Freelance
93160 Noisy-le-Grand, France
Onsite
Skills
5 days ago
Quick apply
Celad
Rtl - Fpga Designer H/F
Permanent contract
06560 Valbonne, France
Onsite
Skills
1 day ago
Quick apply
No company information available.