Find a jobRecruiters

Senior Design Verification Engineer - SOC/IP/Formal

Exclusive opportunity

Onsite

Senior Design Verification Engineer - SOC/IP/Formal

L&T Technology Services

Senior Design Verification Engineer - SOC/IP/Formal

Skills

PythonGitLabJenkins

2 months ago

Share this opportunity

Share this opportunity to other talents of your network:
✓ Offer them a visibility boost with clients.
✓ Help your contacts find their next job.

Important information


Contract type:

Permanent

Location:

Bengaluru, Karnataka, India

Work mode:

Onsite

Published on:

13 August 2026

What they need


Full job description :

  • Working closely with the design architecture team and contributing to IP, performance and SoC related verification.
  • Playing a key role in development of verification infrastructure, which would involve VIPs, different memory models, monitors, etc.
  • Writing configurable testbenches in SystemVerilog/UVM and testbench automation.
  • Writing System verilog assertions and maintaining them.
  • Writing functional coverage and overall functional and code coverage analysis.
  • Working on ASIC power estimation and power-aware verification.
  • Working on Gate Level Simulation and Emulators
  • Automating tool flows and creation of result reports.

Desired Qualifications:

  • 6-7 years of experience in functional verification of blocks/systems using SystemVerilog/UVM.
  • Strong understanding of verification techniques including assertions, metric-driven and coverage-driven verification.
  • Experience in developing full verification infrastructure from scratch.
  • Experience with verification of systems which involve high-speed buses such as AXI4.
  • Verification Experience on PCIe or DDR
  • Working knowledge of Emulator based verification.
  • Experience with gate level simulations and delay modeling.
  • Experience with constraint random verification.
  • Experience with writing functional coverage and overall code coverage analysis.
  • Experience with coverage-driven verification methodology.
  • Experience in writing and debugging System Verilog assertions.
  • Strong experience in debugging RTL and testbenches.

Preferred Qualification:

  • Prior experience in working with VIPs and verification environments which involve VIPs.
  • Prior experience in verifying IPs/systems which include PCI-E/DDR (any) protocol.
  • Experience with SoC level verification.
  • Experience in using Continuous Integration tools such as Jenkins, Gitlab CI, Circle CI.
  • Formal Verification techniques
  • Emulation based verification
  • Experience with scripting languages such as perl/python.

Looking for someone who is passionate to innovate and execute, a high-gear individual with multi-tasking capabilities, ready to solve challenging problems. Ideal candidate is a person who is personable, self-motivated and has excellent written and verbal communication skills.

Other offers great for you!

These companies are also looking for great profiles

Tenth Revolution Group

DevSecOps Engineer Senior – Strasbourg

Freelance

Strasbourg, France

Hybrid

Skills

DevOpsSite reliability engineering

19 hours ago

Quick apply

Sapiens Group

Consultant·e senior / Lead Design Systems

550€-600€/j

Freelance

Paris, France

Hybrid

Skills

tokensdelivery

16 hours ago

Quick apply

Celad

Data Engineer Snowflake Senior (F/H)

450-500

Freelance

Paris, France

Onsite

Skills

PythonSnowflakeSQL

15 hours ago

Quick apply

The best place to find your next move

© 2026. All Rights Reserved.

Talents

Find a job

Create a profile

Solutions and tools