Find a jobRecruiters

Senior DFT Design/Micro architect Engineer, Google Cloud

Exclusive opportunity

Onsite

Senior DFT Design/Micro architect Engineer, Google Cloud

Google

Senior DFT Design/Micro architect Engineer, Google Cloud

Skills

Google Cloud PlatformIOS

2 months ago

Share this opportunity

Share this opportunity to other talents of your network:
✓ Offer them a visibility boost with clients.
✓ Help your contacts find their next job.

Important information


Contract type:

Permanent

Location:

Bengaluru, Karnataka, India

Work mode:

Onsite

Published on:

9 September 2026

What they need


Minimum qualifications:

  • Bachelor's degree in Electrical Engineering or a related field, or equivalent practical experience.
  • 8 years of experience in the implementation and validation of DFT technologies.
  • Experience with multiple projects in DFT design and verification, DFT specification, definition, architecture, and insertion.
  • Experience with DFT techniques and tools, ASIC DFT synthesis, simulation, and verification flow.
  • Experience in leading DFT activities throughout an ASIC development flow.

Preferred qualifications:

  • Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science or a related field.
  • Experience in IP integration (e.g., memories, test controllers, Test Access Point (TAP), and DFT for Multi die SoCs).
  • Experience in fault modeling.
  • Experience in SoC cycles, silicon bringup, and silicon debug activities.

About The Job In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.

Our computational challenges are so big, complex and unique we can't just purchase off-the-shelf hardware, we've got to make it ourselves.

Your team designs and builds the hardware, software and networking technologies that power all of Google's services.

As a Design for Testing (DFT) micro architect/design Engineer, you define, design, analyze the DFT implementation and flow, that supports the systems that are the heart of the world's largest and most powerful computing infrastructure. The team develop from the lowest levels of circuit design to large system design and see those systems all the way through to high volume manufacturing. Your work has the potential to shape the machinery that goes into our cutting-edge data centers affecting millions of Google users

The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.

Responsibilities

  • Develop DFT strategy and architecture (e.g., hierarchical DFT, DFT for High speed iOs, Analog DFT).
  • Develop and drive die level DFT validation strategy and Complete all Test Design Rule Checks (TDRC) and Design changes to fix TDRC violations to achieve high-test quality.
  • Insert DFT logic, boundary scan, scan chains, DFT Compression, Logic BIST, TAP controller, Clock Control block, and other DFT IP blocks.
  • Document DFT architecture, test sequences, and boot-up sequences associated with test pins.
  • Generate and deliver the production and debug patterns to Post Silicon engineering team and run diagnosis for post silicon supports.

Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form .

Other offers great for you!

These companies are also looking for great profiles

Inventiv IT

Développeur GCP - Google Cloud Platform

42 000 € à 48 000 € brut annuel

Permanent contract

Paris, France

Hybrid

Skills

Google Cloud PlatformPythonJavascriptGCP

3 months ago

Quick apply

Whub

Développeur BI – Looker / Google Cloud Platform

Permanent contract

Paris, France

Hybrid

Skills

LookerPower BIGCP

1 month ago

Quick apply

La Mobilery

Expert Ops Google Cloud (GCP) senior (H/F)

Freelance

Remote

Skills

gcp

10 days ago

Quick apply

The best place to find your next move

© 2026. All Rights Reserved.

Talents

Find a job

Create a profile

Solutions and tools