Find a jobRecruiters

Senior Digital Design Engineer

Exclusive opportunity

Onsite

Senior Digital Design Engineer

Smart Silicon

Senior Digital Design Engineer

Skills

PythonGit

17 days ago

Share this opportunity

Share this opportunity to other talents of your network:
✓ Offer them a visibility boost with clients.
✓ Help your contacts find their next job.

Important information


Contract type:

Permanent

Location:

Marousi, Greece

Work mode:

Onsite

Published on:

7 October 2026

What they need


Senior Digital Design Engineer****Summary

Smart Silicon is seeking a Senior Digital Design Engineer with RTL design experience to own the design of low-power, multi-clock-domain digital blocks. You will take blocks from specification through RTL, synthesis and sign-off support, and act as a technical reference for the engineers around you.

Responsibilities

  • Write block specifications based on the system architecture and requirements
  • Contribute to microarchitecture definition and architecture refinement; take an active role in design reviews
  • Develop low-power RTL in SystemVerilog/VHDL and integrate blocks at system level, with strong emphasis on low-power synchronous design techniques and area reduction
  • Optimize designs for power, area, timing and maintainability
  • Work closely with verification: define corner cases and test scenarios, debug blocks, and drive coverage closure
  • Synthesize blocks, including SDC authoring, and work with the backend team through timing closure
  • Run and debug Lint, CDC and Formality logical equivalence checks through to sign-off
  • Mentor and review the work of junior engineers

Qualifications

  • B.Sc./M.Sc/P.hD. in Electrical or Computer Engineering (or equivalent)

  • 5–7+ years of digital ASIC RTL design in SystemVerilog and/or VHDL

  • Proven low-power design experience: clock gating, operand isolation, power gating, retention/isolation strategies, UPF/power intent

  • Solid multi-clock-domain design: CDC schemes, synchronizers, reset strategy

  • Tape-out experience with knowledge of RTL to GDS flow

  • Hands on experience in defining constraints for Synthesis and ability to understand timing & power reports

  • Hands-on sign-off checks: Lint and CDC, LEC

  • Experience in writing specifications and presenting in design reviews

  • Scripting (Python, Tcl, Bash/Perl); version control (Git, Perforce)

  • Nice to have:

    functional safety (e.g. ISO 26262), mixed-signal controller design, DFT awareness

Soft Skills

  • Clear written and spoken English, especially in specifications and reviews
  • Ownership: you drive your block's issues to closure
  • Willingness to guide and support junior colleagues



Workplace policy

The successful candidate shall work on-site or hybrid from one of our Smart Silicon locations (Thessaloniki or Marousi)

Other offers great for you!

These companies are also looking for great profiles

skiils

Senior MLOps Engineer

530

Freelance

Paris, France

Hybrid

Skills

Google Cloud PlatformDockerDevOpsDatabricksGitAWSGitHubApache AirflowTerraformmlopsmlengineer

1 day ago

Quick apply

Elevate

Senior Digital Analyst

650

Freelance

Paris, France

Hybrid

Skills

digital analyst

6 hours ago

Quick apply

Skill Now

Data Engineer Senior

55K

Permanent contract

Saint-Denis, France

Hybrid

Skills

Data EngineeringPythonApache SparkSQL/NoSQLAzure DatabricksCI/CD

1 hour ago

Quick apply

The best place to find your next move

© 2026. All Rights Reserved.

Talents

Find a job

Create a profile

Solutions and tools