Samsung Semiconductor
Senior Digital Verification Engineer
Skills
2 months ago
Share this opportunity
Share this opportunity to other talents of your network:
✓ Offer them a visibility boost with clients.
✓ Help your contacts find their next job.
Important information
Contract type:
Permanent
Location:
Tel Aviv District, Israel
Work mode:
Onsite
Published on:
27 August 2026
What they need
Samsung R&D Center is looking for a Senior Digital Verification engineer.
Samsung (SIRC), shaping the world of tomorrow, Today. Focusing beyond the horizon and pushing exciting developments in many key areas of technology. Samsung is creating a new era of continuous innovation, bringing value and contribution to society and creating a workplace where our employees can enjoy making the most of their talent, creativity and passion.
The Group
The Verification Cmos-Image-Sensor-Team is required to tackle the full flow of verification, from block & IP level to system level, including interfaces & deep understanding of all design flow and technical teams (such as Digital & FW).
We are looking for people with a broad set of technical skills, who are ready to tackle some of technology’s greatest challenges, who have the ability to think out of the box and bring the disruptive technologies that will define our future.
What will you be doing?
- Responsible for the full life cycle of verification, from verification planning to test execution and coverage closure.
- Plan the verification of complex digital designs from block level up to system level, by fully understanding the design specification and interacting with design engineers to identify important verification scenarios.
- Debug tests with design engineers to deliver functionally correct blocks and finalize regressions.
- Collaborate closely with all groups in active projects including Design, Algorithm, FW and Analog engineers.
Requirements:
- BSc. in Electronic Engineering
- Minimum 5 years’ experience as a verification engineer, completing at least one chip development cycle.
- Developed verification environments
- Knowledge in verification methodologies and tools
- Knowledge of System Verilog UVM
- Scripting languages knowledge (perl, python)
- Methodological approach to the verification tasks planning and execution
*Applicants are asked to take special care to avoid sharing, using, or disclosing any trade secrets or confidential information belonging to their current or former employers, from the time they apply and throughout the entire recruitment process.
Other offers great for you!
These companies are also looking for great profiles
Cherrypick
AI Engineer Senior (H/F)
550€
Freelance
Paris, France
Hybrid
Top Recruiter
Skills
8 hours ago
Quick apply
Avelsen
Senior AI Engineer - Freelance
Freelance
Paris, France
Hybrid
Skills
2 hours ago
Quick apply
Avelsen
Digital Risk Engineer GxP / DevOps - Freelance
Freelance
Lyon, France
Onsite, Hybrid
Skills
1 hour ago
Quick apply
No company information available.