R
Radiant Nuclear
Senior FPGA Engineer
Skills
Linux
2 months ago
Share this opportunity
Share this opportunity to other talents of your network:
✓ Offer them a visibility boost with clients.
✓ Help your contacts find their next job.
Important information
Salary:
$158,000 – $219,450 / year
Location:
Los Angeles, CA, USA
Work mode:
Onsite
Published on:
13 September 2026
What they need
Who you are
- Bachelor's degree in computer engineering, electrical engineering, or a related field
- 7+ years of FPGA verification experience with significant depth in functional verification
- Expert proficiency in SystemVerilog and UVM-based verification methodologies
- Strong understanding of FPGA verification flows — simulation, coverage analysis, and regression management
- Experience verifying multi-clock domain designs
- Familiarity with serial communication protocols such as UART, SPI, and I2C
- Familiarity with Ethernet as well as AXIS and APB buses
- Experience with the Microchip PolarFire SoC platform
- Experience with JASPER or similar verification tool
- Proficiency with Linux and TCL/bash shell scripting
- Excellent documentation skills and demonstrated ability to work in multidisciplinary engineering environments
- Must be willing to work extended hours and weekends as necessary to accomplish our mission
- Must work 100% onsite at El Segundo headquarters
What the job involves
- Radiant is seeking a Senior FPGA Verification Engineer to add to our Embedded Systems team
- You will lead verification of FPGAs used in reactor safety, control, and instrumentation systems, covering safety-critical applications, sensor and actuator handling, and communication systems
- This role requires close collaboration with RTL design engineers, hardware engineers, embedded software engineers, and test engineers in a cross-functional setting to ensure designs meet the rigorous demands of controlling and monitoring fission reactors
- You will be a key contributor in validating the first commercial reactor design in over 50 years
- Lead verification efforts for FPGA designs using SystemVerilog and UVM/OVM frameworks, from test plan development through coverage closure
- Develop and maintain automated verification testbenches for functional, regression, constrained-random, and edge-case coverage
- Define and execute verification strategies for sensor processing, serial communication, and actuator handling logic
- Collaborate directly with RTL designers and embedded software engineers to identify design intent, resolve bugs, and ensure complete functional coverage
- Recommend new tools and practices to continuously improve the FPGA verification flow
- Contribute to RTL design work as needed
Benefits
- Equity: Substantial incentive stock plan for all salaried employees
- Medical: 100% up to base silver level plan for employee + 50% dependents, offers up to Platinum plans
- Vision: 100% coverage + 50% for dependents
- Dental: 100% coverage, orthodontia extra, 50% for dependent
- Flexible PTO policy
- Voluntary Life, Accident, Hospital, Critical Illness, Commuter and FSA are offered as employee contributed benefits
- Team-bonding company outings, happy hours and in-person camaraderie
- Beautiful El Segundo headquarters close to the Pacific Ocean
Other offers great for you!
These companies are also looking for great profiles
A
Anderson RH
Senior Release Train Engineer
Freelance
Paris, France
Hybrid
Skills
ScrumJiraConfluenceSAFeAgile project managementClarity PPMSenior Release Train Engineer
17 hours ago
Quick apply
V
Vorstone
Senior AI Engineer / Data Scientist
Freelance
Tremblay-en-France, France
Hybrid
Skills
Google BigQueryRAG-EngineFull Stack PythonVertexAIShell Unix
5 hours ago
Quick apply
B
Bloomco
Industrie - Data Engineer senior Microsoft Fabric, reprise et stabilisation
Freelance
Paris, France
Hybrid
Skills
SalesforcePower BImicrosoft fabricMDM
1 hour ago
Quick apply