NXP Semiconductors
Senior Physical Design Engineer
1 month ago
Share this opportunity
Share this opportunity to other talents of your network:
✓ Offer them a visibility boost with clients.
✓ Help your contacts find their next job.
Important information
Contract type:
Permanent
Location:
Pune Division, Maharashtra, India
Work mode:
Onsite
Published on:
18 September 2026
What they need
Job Title: Senior Physical Design Engineer
Location
Pune / Bangalore / Hyderabad (Hybrid)
Experience 8-10 Years
Job Summary We are seeking a highly motivated and experienced Senior Physical Design Engineer to join our VLSI Physical Design team. The candidate will be responsible for delivering high-quality physical implementation of complex SoC/IP blocks from netlist to GDSII, ensuring timing, power, area, and reliability targets are met. The ideal candidate should have hands-on expertise in advanced node design implementation and signoff methodologies.
Key Responsibilities
- Own end-to-end physical design implementation of complex digital blocks/subsystems.
- Drive floorplanning, power planning, placement, CTS, routing, timing closure, and physical verification.
- Perform design optimization for PPA (Power, Performance, Area) targets.
- Execute timing closure across multiple operating modes and process corners.
- Analyze and resolve setup, hold, SI, IR-drop, EM, and congestion issues.
- Collaborate with RTL, Synthesis, DFT, STA, Package, and Signoff teams to achieve project milestones.
- Support ECO implementation and tapeout activities.
- Develop and enhance PD methodologies, automation flows, and scripts to improve productivity.
- Review design quality and mentor junior engineers.
- Work closely with global cross-functional teams.
Required Technical Skills
Strong expertise in:
Floorplanning
Power Planning
Placement Optimization
Clock Tree Synthesis (CTS)
Routing
Timing Closure
Physical Verification
STA & Signoff
In-depth knowledge of:
Static Timing Analysis (STA)
Multi-Mode Multi-Corner (MMMC) methodologies
Crosstalk/SI Analysis
ECO Flows
Timing Signoff
Physical Signoff
Experience with:
IR Drop Analysis
Electromigration (EM) Analysis
DRC/LVS Closure
Reliability Checks
Tools
Hands-on Experience With Industry-standard EDA Tools
- Cadence Innovus
- Synopsys ICC2
- PrimeTime
- Tempus
- RedHawk / Voltus
- StarRC / Quantus
- Calibre
Educational Qualification
- Bachelor's or Master's Degree in Electronics, VLSI, Electrical Engineering, or related field.
More information about NXP in India...
Other offers great for you!
These companies are also looking for great profiles
Sapiens Group
Consultant·e senior / Lead Design Systems
550€-600€/j
Freelance
Paris, France
Hybrid
Skills
5 days ago
Quick apply
Equancy
Senior AI Engineer
Fourchette entre 54 et 63ke
Permanent contract
Paris, France
Hybrid
Skills
3 days ago
Quick apply
Anderson RH
Développeur IA agentique Sénior - Banque de financement
Freelance
Paris, France
Hybrid
Skills
13 hours ago
Quick apply
No company information available.