T
Tenstorrent
Senior Staff Engineer (CPU, Front-End Verification)
1 month ago
Share this opportunity
Share this opportunity to other talents of your network:
✓ Offer them a visibility boost with clients.
✓ Help your contacts find their next job.
Important information
Contract type:
Permanent
Location:
Austin, TX, USA
Work mode:
Onsite
Published on:
23 September 2026
What they need
- We are looking for a Design Verification Engineer to contribute to the unit-level verification of our RISC-V CPU front end—including instruction fetch, branch prediction, and surrounding fetch control structures. As a key individual contributor within our front-end DV team, you will focus on building testbenches, generating stimulus, and developing checkers for complex microarchitectural scenarios
- Front-End Experience: Solid background verifying CPU front-end blocks—such as instruction fetch, branch predictors (BTB, TAGE, RAS), instruction caches/TLBs, or decode—using SystemVerilog, UVM, and C++
- Unit-Level Focus: Hands-on experience building clean, controllable unit testbench environments with precise stimulus and checking
- Reusable Design: Pragmatic approach to building transactors, predictors, and scoreboards that can be reused across verification levels
- Collaborative Problem Solver: Comfortable working alongside RTL designers to trace and fix misspeculation, redirect, and edge-case fetch bugs
- What You Will Learn:
- RISC-V Front-End Microarchitecture: Practical experience with high-performance RISC-V fetch pipelines and prediction structures
- Maintainable DV Infrastructure: Strategies for writing unit testbenches that remain manageable as designs evolve
- Tooling & Workflows: Experience using both industry-standard simulators and open-source flows (e.g., Verilator) across simulation and emulation environments
- Cross-Team Collaboration: Working directly with RTL, performance modeling, and software teams to deliver reliable hardware- We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting
- C++ Integration: Help develop and maintain C++ reference models and predictors that integrate into the verification framework for cycle-accurate or transaction-level checking
- Stimulus Generation: Develop constrained-random and directed tests targeting speculation depth, misprediction/redirect flows, fetch bubbles, and cache/TLB interactions
- Execution & Closure: Execute verification plans, track functional and code coverage metrics, and ensure edge cases are verified
- Unit-Level Verification: Work within the front-end DV team to build and maintain UVM testbenches for instruction fetch units, branch predictors, and related sub-blocks
- This offer of employment is contingent upon the applicant being eligible to access U.S. export-controlled technology
Other offers great for you!
These companies are also looking for great profiles
s
skiils
front end
Permanent contract
Lille, France
Hybrid
Skills
React
1 month ago
Quick apply
E
Elliott Group
Développeur Front End Angular Senior
Permanent contract
Luxembourg
Onsite
Skills
AngularTypescriptCapacitorAutomated testingGitLab CI/CDApplication security
1 day ago
Quick apply
T
Teksystems
Lead Développeur Front-End - VUEJS H/F
Freelance
92130 Issy-les-Moulineaux, France
Hybrid
Skills
VueTech LeadFrontend Developer
12 hours ago
Quick apply
No company information available.