European Tech Recruit
Senior Verification Engineer - ASIC / UVM
2 months ago
Share this opportunity
Share this opportunity to other talents of your network:
✓ Offer them a visibility boost with clients.
✓ Help your contacts find their next job.
Important information
Contract type:
Permanent
Location:
Athens, Greece
Work mode:
Onsite
Published on:
26 August 2026
What they need
Senior Verification Engineer - ASIC / UVM
We are partnered with a global leader in embedded processing and microcontroller solutions for automotive, industrial, and IoT markets. The team is looking to hire a Senior Verification Engineer to lead end-to-end verification of complex IC blocks and systems, owning strategy, environment development, and closure.
This is a permanent, hybrid opportunity based in Athens, Greece.
Key responsibilities for this Senior Verification Engineer position:
- Architect and execute comprehensive verification strategies, test plans, and UVM-based environments from scratch.
- Drive functional and code coverage to closure using constrained-random testing, SVA, and formal methods.
- Review design specifications early in the cycle to improve quality and verification fitness.
- Partner with global architecture, design, and software teams to optimise hardware/software partitioning and system-level verification.
- Mentor junior engineers and champion design and verification reviews.
- Evaluate third-party VIP and tools to drive make/buy decisions and maximise engineering efficiency.
Key requirements:
- Extensive experience in ASIC/IC digital verification with strong mastery of SystemVerilog and UVM.
- Proven ability to build UVM testbenches from scratch, translating specifications into full verification environments.
- Proficiency with industry-standard simulators and management tools — Cadence Xcelium, eManager/vManager, or equivalent.
- Solid grounding in functional verification, assertion-based verification (ABV), formal verification, and regression frameworks.
Keywords: Senior Verification Engineer / Digital Verification / UVM / SystemVerilog / ASIC / Functional Verification / Assertion-Based Verification / Formal Verification / Cadence Xcelium / SVA / Constrained Random / Regression / VHDL / Verilog / Athens / Greece / Hybrid / Permanent
If you are interested in this Senior Verification Engineer position, please send a copy of your CV to [email protected]
By applying to this role you understand that we may collect your personal data and store and process it on our systems. For more information please see our Privacy Notice https://eu-recruit.com/wp-content/uploads/2025/01/European-Tech-Recruit-Privacy-Notice-2025.pdf
Other offers great for you!
These companies are also looking for great profiles
Achil
Manager / Senior Manager Audit Financier H/F – Lille (59)
Permanent contract
Lille, France
Onsite
4 hours ago
Quick apply
Achil
Manager / Senior Manager Audit Financier H/F – Bordeaux (33)
Permanent contract
Bordeaux, France
Onsite
4 hours ago
Quick apply
Achil
Délégué Pharmaceutique – 91 / 45 / 28p / 78p (F/H)
Permanent contract
89140 Évry, France
Onsite
4 hours ago
Quick apply
No company information available.