CEVA
Senior VLSI Design Engineer
6 days ago
Share this opportunity
Share this opportunity to other talents of your network:
✓ Offer them a visibility boost with clients.
✓ Help your contacts find their next job.
Important information
Location:
Ra'anana, Israel
Work mode:
Onsite
Published on:
21 October 2026
What they need
About the Business Unit
Ceva is at the forefront of next-generation cellular communication systems. We build licensable 5G modem IP for User Equipment (UE) and base stations, from IoT-class devices to high-throughput infrastructure. Our platforms target the latest 5G-Advanced releases.
A fast-growing focus is space and satellite infrastructure: 5G satellite networks that bring standard cellular connectivity to LEO/GEO satellites and direct-to-device links. This domain brings unique challenges, including large Doppler shifts, long round-trip delays, radiation-aware design and tight power budgets.
About the Role
As a Senior VLSI Designer, you'll lead the full design flow of advanced DSP cores and baseband hardware accelerators, from architecture to timing closure. This hands-on role is central to developing the IPs behind our next-generation modem products. It comes with strong cross-functional collaboration (algorithms, architecture, verification, backend and customers) and real technical ownership.
What You’ll Do
Design and implement high-performance 5G baseband DSP cores and hardware accelerators for transmit and receive chains.Develop programmable DSP architectures for multi-antenna systems, including satellite connectivity.
Own the design flow from architecture and RTL development through verification support, synthesis, and timing closure.
ptimize power, performance, and area (PPA) in collaboration with backend and cross-functional teams.
Work closely with algorithm, verification, backend, and software teams, as well as customers, from specification to silicon bring-up.
Requirements:
- B.Sc./M.Sc. in Electrical Engineering
- 5–10 years of experience in VLSI design
- Proficiency in RTL design (Verilog/SystemVerilog), synthesis and timing analysis
- Familiarity with EDA tools (Synopsys, Cadence, Siemens EDA/Mentor)
- Strong understanding of digital design principles, SoC architecture and low-power techniques
- Excellent problem-solving and communication skills
Advantages
- Knowledge of signal processing and digital communication systems
- Experience with CDC/RDC analysis, DFT and multi-power-domain design
- Experience delivering licensable IP to external customers
Other offers great for you!
These companies are also looking for great profiles
Simac Professional
Senior DevOps Engineer OpenSource
Permanent contract
Luxembourg
Hybrid
Skills
18 hours ago
Quick apply
Avelsen
Senior AI Engineer - Freelance
Freelance
Paris, France
Hybrid
Skills
18 hours ago
Quick apply
Advensia
Senior Frontend Engineer – Design System (React / Angular) – Freelance
415
Freelance
Bordeaux, France
Hybrid
Skills
19 minutes ago
Quick apply
No company information available.