Find a jobRecruiters

Soc Sta/Timing Engineer, Staff

Exclusive opportunity

Onsite

Soc Sta/Timing Engineer, Staff

Qualcomm

Soc Sta/Timing Engineer, Staff

Skills

NodePython

2 months ago

Share this opportunity

Share this opportunity to other talents of your network:
✓ Offer them a visibility boost with clients.
✓ Help your contacts find their next job.

Important information


Contract type:

Permanent

Location:

Bengaluru, Karnataka, India

Work mode:

Onsite

Published on:

25 August 2026

What they need


Job Summary

Company: Qualcomm India Private Limited

Job Area: Engineering Group, Hardware Engineering

Responsibilities

  • 7 to 10 years of relavant experience is a must
  • STA Setup Signoff: Perform STA setup, convergence, reviews, and signoff for multi-mode, multi-voltage domain designs for SoC SubSystem
  • Timing Analysis Debug: Validate and debug timing across multiple PVT conditions using tools like PrimeTime and Tempus.
  • Flow Optimization: Run STA flows and correlate Spice to STA results.
  • Methodology Development: Evaluate timing methodologies/tools across technology nodes and automate STA/PD flows using TCL/Perl/Python.
  • Cross-Functional Collaboration: Work closely with design, DFT, synthesis, technology, CAD and physical implementation teams.
  • Low-Power Techniques: Knowledge of clock gating, power gating, and multi-voltage designs.
  • ECO Timing Flow: Handle timing ECOs (DMSA, tweaker, PrimeClosure) and logical equivalence checks (RTL to Netlist).

Required Skills

  • Strong expertise in STA fundamentals, AOCV/POCV concepts, CTS, and timing constraints.
  • Hands-on experience with STA tools: PrimeTime, Tempus.
  • Familiarity with ASIC back-end flows: ICC2, Innovus.
  • Knowledge of signal integrity, cross-talk noise, and parasitic extraction.
  • Scripting proficiency: TCL, Perl, Python.
  • Mentoring junior engineers in different areas of timing flows and methodologies
  • Understanding of Spice simulations: Hspice, FineSim, Monte Carlo analysis.

Preferred Experience

  • Driving timing convergence at chip-level and hard-macro level.
  • Exposure to RTL-to-GDSII flows.
  • Good technical writing and communication skills for cross-team collaboration

Minimum Qualifications

  • Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.
  • Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.
  • PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.

Other offers great for you!

These companies are also looking for great profiles

Sapiens Group

Responsable SOC

650-700

Freelance

Paris, France

Hybrid

Skills

RUNBUILD

5 days ago

Quick apply

Visian

Analyste Sécurité SOC

Freelance

Paris, France

Hybrid

Skills

CybersecuritySecurity incident managementTechnical security analysisSOC toolsCorrelation rule creationThreat containment

3 days ago

Quick apply

Meetshake

Analyst SOC

Freelance

Paris, France

Hybrid, Onsite

Skills

SIEMEDR/XDRSOARSecurity incident analysisThreat huntingMITRE ATT&CK

2 days ago

Quick apply

The best place to find your next move

© 2026. All Rights Reserved.

Talents

Find a job

Create a profile

Solutions and tools