Sr Engineer II - CAD (Physical Verification)

Job highlights

• Bachelors with 7 to 8 years experience developing and supporting physical verification activities,or Masters with 5 to 6 years experience developing and supporting physical verification activities .

Job Summary

The CAD group at Microchip offers global support for multiple technology nodes and tools used in product development providing innovative solutions for the design community. The candidate will focus on flow development and support for back end physical verification. If you have a solid software background and are interested in supporting semiconductor chip design, this may be the job for you.

Responsibilities

• Develop physical verification regression test cases to QA physical verification decks

• Support Layout and Design engineers with physical verification activities using verification tools such as Siemens Calibre, Cadence Pegasus, or Synopsys Hercules

• Utilize knowledge of advanced EDA methods to support ESD, ERC, Voltage-Aware DRC, via doubling methodologies, etc.

• Work with Technology Development and Device Engineering to develop DRC rules, additional devices, and design for manufacturability checks

• Develop rule decks as needed to support flow

• Verify and enhance foundry rule decks

• Support remote sites worldwide with layout verification activities

• Support debug of physical verification issues

• Work as a member of team to develop flows to improve quality and reliability of devices

  Additional Tasks

• Building of regression test cases for several PDKs of various process technologies

• Supporting 4nm to 600nm PDKs from TSMC, Global Foundries, Vanguard, Dongbu, Magnachip, etc.

• Calibre/Pegasus PERC - several PDKs still require PERC setup.

  Requirements/Qualifications

• Bachelors with 7 to 8 years experience developing and supporting physical verification activities, or Masters with 5 to 6 years experience developing and supporting physical verification activities

• In depth knowledge of Calibre DesignRev scripting

• Fluent with SVRF and TVF

• Accomplished at debugging PV issues with RVE, Vue or other EDA visualizer

• Familiar with customizing Calibre Interactive; skilled with Tcl/Tk, Perl, Python, and other programming languages, inside and outside of EDA tools

• Solid knowledge of layout rules and concepts, device identification concepts, and foundry rules

• Strong knowledge of Design for Manufacturing solutions affecting quality, reliability, and yield of designs

• Prefer extensive knowledge of Calibre/Pegasus/Hercules syntax and semantics, or similar layout verification tool

• Strong knowledge of Cadence Virtuoso and/or CalibreDRV

• Prefer Extraction, Reliability and Dynamic Noise related knowledge

• Excellent verbal and written communication and interpersonal skills

• Travel Time: 0% - 25%

Disclaimer: This job posting has been aggregated from external source. Role details, content, and availability are subject to change. Applicants are advised to confirm the latest information directly on the company website before applying.