Allegis Group
Sta Engineer
2 months ago
Share this opportunity
Share this opportunity to other talents of your network:
✓ Offer them a visibility boost with clients.
✓ Help your contacts find their next job.
Important information
Contract type:
Permanent
Location:
Hyderabad, Telangana, India
Work mode:
Onsite
Published on:
25 August 2026
What they need
We are Hiring STA Engineer
Location: Hyderabad, India
Experience: 5+ Years
Hiring for Product based company
Job Description:
Top 3 skills:
- STA Engineers, Constraint writing of different timing modes,
Static timing analysis of different modes,
Formality & LEC
Key Skills Required
Strong experience in Constraint Development.
Hands-on experience with Static Timing Analysis (STA).
Experience in:
Pre-layout and Post-layout STA checks
Check Timing
No Clock checks
Constraint endpoint checks
Constraint validation and analysisPrime Time is the preferred STA tool.
Exposure to LEC/Formality is a plus but not mandatory.
Good to have (secondary) skills: Timing CDC crossing understanding
- Conformal or Netlist based ECO implementation
Soft Skills • Strong communication skills and able to interact with different cross functional teams
Education Background B.Tech / M.Tech in Electronics, VLSI or related field
- Conformal or Netlist based ECO implementation
We are looking for an experienced STA Engineers to join our team in Hyderabad. In this role, you will learn and contribute to implementation activities like timing constraints, STA, logical equivalence check etc. You will get hands-on exposure to industry standard tools and methodologies while working alongside experienced engineers.
Job Responsibilities / Day-to-Day Activities
- Should be able to develop constraints for different timing modes like Functional, Scan shift etc
- Able to do static timing checks like check timing, update timing and able debug issues in this
- Should be able to debug Formality/Conformal logical equivalence check (LEC)
Qualifications & Experiences:
- B.E/B.Tech/M.Tech in Electronics, VLSI or related field.
- Strong understanding of digital logic design and timing constraints & STA.
- Understanding of Verilog
- Familiartiy with EDA tools and scripting
Interested candidates please send your CV along with your current CTC, expected CTC, and notice period to [email protected]
Other offers great for you!
These companies are also looking for great profiles
Espace Freelance
AI Engineer confirmé
Freelance
Paris, France
Hybrid
Skills
15 hours ago
Quick apply
Agile Partner
Release Train Engineer
Freelance
Luxembourg
Onsite
Skills
14 hours ago
Quick apply
Soors
Data Engineer H/F
Freelance
Paris, France
Hybrid
Skills
2 hours ago
Quick apply