Find a jobRecruiters

Static Timing Analysis Design Engineer

Exclusive opportunity

Onsite

Static Timing Analysis Design Engineer

European Tech Recruit

Static Timing Analysis Design Engineer

Skills

Data MiningPythonCompliance

1 month ago

Share this opportunity

Share this opportunity to other talents of your network:
✓ Offer them a visibility boost with clients.
✓ Help your contacts find their next job.

Important information


Contract type:

Permanent

Location:

Cork, Ireland

Work mode:

Onsite

Published on:

14 September 2026

What they need


Static Timing Analysis Design Engineer

European Tech Recruit are working closely with a multinational semiconductor technology company, based in Cork, who are looking for an experienced Static Timing Analysis Design Engineer to join their team.

As an STA Engineer , you will perform static timing analysis, develop timing constraints, and optimize timing performance for a variety of high-performance, high-quality, low-power world-class products. You will collaborate with cross-functional teams to ensure timing closure and validate timing models, contributing to the successful execution of product development.

Responsibilities as Static Timing Analysis Design Engineer :

  • Performing STA and timing closure for complex cores and full-chip SOCs.
  • Enhancing techniques and methodologies for STA and timing closure.
  • Driving accuracy of timing closure and static/dynamic flows to reduce turnaround time.
  • Ensuring compliance with timing signoff checklists and criteria.
  • Automation for timing and power data mining and processing.
  • Participating in project proposal development including key milestones and deliverables.
  • Executing and delivering project goals in a timely manner with production support.
  • Resolving issues in all phases of development to ensure smooth project execution.

Requirements:

  • Expertise in STA tools (PrimeTime, PrimeShield or Tempus) used for hierarchical analysis in large SoCs.
  • Hands-on experience with Tweaker, PrimeClosure, PTECO, or Tempus ECO for timing closure.
  • Highly proficient in automation: Python, TCL or Perl.
  • Strong knowledge of ASIC design flows (RTL-to-GDS).
  • Interest in Design for Parametric Yield is an added advantage.
  • Comfortable with extraction, circuit simulation tools and environments is a plus.
  • Excellent problem-solving skills and result-driven approach, able to work and drive practical solutions under research environment.
  • Good communication and personal skills in a multi-disciplinary, fast-paced engineering environment.

If this role is of any interest please apply directly on LinkedIn or send a copy of your CV to [email protected].

By applying to this role you understand that we may collect your personal data and store and process it on our systems. For more information please see our Privacy Notice (https://eu-recruit.com/about-us/privacy-notice/).

Other offers great for you!

These companies are also looking for great profiles

Futurwork

Senior Network Engineer

Freelance

Brussels, Belgium

Hybrid

Skills

PythonAnsibleJiraZabbixAzure

12 hours ago

Quick apply

skiils

Data Engineer - Planet

Freelance

Lille, France

Onsite, Hybrid

Skills

SQL QueriesPythonDatabricksAWSdbtPySparkApache Airflow

10 hours ago

Quick apply

Grow your business

Développeur Front-end React Design System

Permanent contract

Lille, France

Hybrid

Skills

ReactTypescriptJavaSpring BootDesign SystemAccessibility (WCAG/RGAA)

9 hours ago

Quick apply

The best place to find your next move

© 2026. All Rights Reserved.

Talents

Find a job

Create a profile

Solutions and tools