Find a jobRecruiters

Timing Constraint Development Engineer

Exclusive opportunity

Onsite

Timing Constraint Development Engineer

Advanced Micro Devices (AMD)

Timing Constraint Development Engineer

Skills

AI

16 days ago

Share this opportunity

Share this opportunity to other talents of your network:
✓ Offer them a visibility boost with clients.
✓ Help your contacts find their next job.

Important information


Contract type:

Permanent

Location:

Hyderabad, Telangana, India

Work mode:

Onsite

Published on:

13 October 2026

What they need


Job highlights

  • Bachelors with 7 years of experience or Masters degree with 5 years of experience in Electrical Engineering
  • Understand duration required,plan and execute as per schedule
  • Preferred Experience
  • Prior experience with Lint,CDC and RTL & Netlist based static checks is a plus .

MTS Timing Constraint Development Engineer

The focus of this role is to plan and develop the Timing constraints of IPs Subsystem or Full chip. This involves ownership of SDC development, SDC generation, verification, promotion/demotion and equivalence checking. The role might also expand to (if needed) synthesis, LEC, CLP, prelayout STA and postlayout STA/Timing closure. Co-ordinate with design team and PNR teams. Guide team members on technical issues.

Key Responsibilities

  • Main responsibility is to own constratins, SDC developement for IPs, SS and SoCs. Including SDC generation, verification, promotion, demotion and equivalence using third party or self built tools.

  • Prior experience with Lint, CDC and RTL & Netlist based static checks is a plus

  • Collaborate with designer and PNR teams to achieve closure.

  • Understand duration required, plan and execute as per schedule.

  • Complete quality delivery for synthesis and timing closure.

  • Debug and resolve technical issues

    Preferred Experience

  • Existing SDC, constraints development with or without using fisthail, excellicon or TCM.

  • Experienced in synthesis, LEC, CLP and timing closure

  • Preferred top level or SOC level experience

  • Have handled blocks with complex designs, high frequency clocks and complex clocking

  • complete understanding of timing constraints, low power aspects and concepts of DFT

  • Have debug experience to solve issues.

  • Interst in AI, Scripting and automation

    Academic Credentials

  • Bachelors with 7 years of experience or Masters degree with 5 years of experience in Electrical Engineering

Disclaimer: This job posting has been aggregated from external source. Role details, content, and availability are subject to change. Applicants are advised to confirm the latest information directly on the company website before applying.

Other offers great for you!

These companies are also looking for great profiles

skiils

Analytics Engineer / BI Engineer

500

Freelance

Paris, France

Hybrid

Skills

TableaudbtData Analystsemantic layerBI Engineer

1 day ago

Quick apply

Espace Freelance

Analytics Engineer / BI Engineer Confirmé

Freelance

Paris, France

Hybrid

Skills

TableaudbtBI EngineeringAnalytics EngineeringSemantic LayerData Modeling

7 hours ago

Quick apply

Cherrypick

Software Engineer

Freelance

Paris, France

Hybrid

Skills

PythonNumPypandas

7 hours ago

Quick apply

The best place to find your next move

© 2026. All Rights Reserved.

Talents

Find a job

Create a profile

Solutions and tools