Qualcomm
Dft Engineer - Multiple Levels
2 months ago
Share this opportunity
Share this opportunity to other talents of your network:
✓ Offer them a visibility boost with clients.
✓ Help your contacts find their next job.
Important information
Contract type:
Permanent
Location:
Hyderabad, Telangana, India
Work mode:
Onsite
Published on:
25 August 2026
What they need
Company
Qualcomm India Private Limited
Job Area
Engineering Group, Engineering Group > Hardware Engineering
Job Summary
As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems, Digital/Analog/RF/optical systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements.
Minimum Qualifications
- Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.
- Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.
- PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.
Job Description
- Minimum of 3+ years experience in the area of ASIC/DFT
- In depth knowledge of DFT concepts
- In depth knowledge and hands on experience in scan insertion, ATPG, coverage analysis, Transition delay test coverage analysis
- Expertise in test mode timing constraints definition, knowledge in providing timing fixes/corrective actions for timing violations
- Expertise in scripting languages such as perl, shell, etc.
- Experience in simulating test vectors
- Knowledge of equivalence check, DFT DRC rules both in RTL lint tool (like spyglass) and ATPG tool like (Tessent, TK, TetraMax)
- Working experience in Genus, Synopsys TetraMax/DFTMax and Cadence Encounter Test is a plus
- Ability to work in an international team, dynamic environment
- Ability to learn and adapt to new tools and methodologies.
- Ability to do multi-tasking work on several high priority designs in parallel.
- Excellent problem solving skills
- Excellent communication and team work skills and good English is required
Other offers great for you!
These companies are also looking for great profiles
Espace Freelance
AI Engineer confirmé
Freelance
Paris, France
Hybrid
Skills
14 hours ago
Quick apply
Tenth Revolution Group
DevSecOps Engineer Senior – Strasbourg
Freelance
Strasbourg, France
Hybrid
Skills
13 hours ago
Quick apply
Raedy
Data Engineer GCP – Domaine Finance
600
Freelance
94200 Ivry-sur-Seine, France
Hybrid
Skills
13 hours ago
Quick apply
No company information available.